Searched refs:LoOperand (Results 1 – 4 of 4) sorted by relevance
/external/llvm/lib/Target/Hexagon/ |
D | HexagonCopyToCombine.cpp | 109 MachineOperand &HiOperand, MachineOperand &LoOperand); 112 MachineOperand &HiOperand, MachineOperand &LoOperand); 115 MachineOperand &HiOperand, MachineOperand &LoOperand); 118 MachineOperand &HiOperand, MachineOperand &LoOperand); 121 MachineOperand &HiOperand, MachineOperand &LoOperand); 576 MachineOperand &LoOperand = IsI1Loreg ? I1.getOperand(1) : I2.getOperand(1); in combine() local 581 bool IsLoReg = LoOperand.isReg(); in combine() 584 bool IsC64 = OptForSize && LoOperand.isImm() && HiOperand.isImm() && in combine() 590 emitCombineRR(InsertPt, DoubleRegDest, HiOperand, LoOperand); in combine() 592 emitCombineRI(InsertPt, DoubleRegDest, HiOperand, LoOperand); in combine() [all …]
|
/external/llvm/lib/Target/Mips/ |
D | MipsTargetStreamer.h | 140 MCOperand &LoOperand, unsigned ATReg, SMLoc IDLoc, 146 MCOperand &HiOperand, MCOperand &LoOperand,
|
/external/llvm/lib/Target/Mips/MCTargetDesc/ |
D | MipsTargetStreamer.cpp | 267 MCOperand &LoOperand, unsigned ATReg, SMLoc IDLoc, in emitStoreWithSymOffset() argument 277 emitRRX(Opcode, SrcReg, ATReg, LoOperand, IDLoc, STI); in emitStoreWithSymOffset() 324 MCOperand &LoOperand, in emitLoadWithSymOffset() argument 337 emitRRX(Opcode, DstReg, TmpReg, LoOperand, IDLoc, STI); in emitLoadWithSymOffset()
|
/external/llvm/lib/Target/Mips/AsmParser/ |
D | MipsAsmParser.cpp | 2676 MCOperand LoOperand = MCOperand::createExpr( in expandLoadInst() local 2684 LoOperand, DstReg, IDLoc, STI); in expandLoadInst() 2695 LoOperand, ATReg, IDLoc, STI); in expandLoadInst() 2718 MCOperand LoOperand = MCOperand::createExpr( in expandStoreInst() local 2723 LoOperand, ATReg, IDLoc, STI); in expandStoreInst()
|