Home
last modified time | relevance | path

Searched refs:MRM6m (Results 1 – 25 of 25) sorted by relevance

/external/swiftshader/third_party/LLVM/lib/Target/X86/
DX86InstrVMX.td30 def VMCLEARm : I<0xC7, MRM6m, (outs), (ins i64mem:$vmcs),
36 def VMPTRLDm : I<0xC7, MRM6m, (outs), (ins i64mem:$vmcs),
58 def VMXON : I<0xC7, MRM6m, (outs), (ins i64mem:$vmxon),
DX86InstrSystem.td393 def LMSW16m : I<0x01, MRM6m, (outs), (ins i16mem:$src),
420 def XSAVEOPT : I<0xAE, MRM6m, (outs opaque512mem:$dst), (ins),
422 def XSAVEOPT64 : I<0xAE, MRM6m, (outs opaque512mem:$dst), (ins),
DX86InstrFPStack.td214 defm DIV : FPBinary<fdiv, MRM6m, "div">;
279 def FSTENVm : FPI<0xD9, MRM6m, (outs f32mem:$dst), (ins), "fnstenv\t$dst">;
288 def FSAVEm : FPI<0xDD, MRM6m, (outs f32mem:$dst), (ins), "fnsave\t$dst">;
295 def FBSTPm : FPI<0xDF, MRM6m, (outs f32mem:$dst), (ins), "fbstp\t$dst">;
DX86CodeEmitter.cpp209 case X86II::MRM6m: case X86II::MRM7m: in determineREX()
939 case X86II::MRM6m: case X86II::MRM7m: { in emitInstruction()
DX86InstrArithmetic.td260 def DIV8m : I<0xF6, MRM6m, (outs), (ins i8mem:$src), // AX/[mem8] = AL,AH
263 def DIV16m : I<0xF7, MRM6m, (outs), (ins i16mem:$src), // DX:AX/[mem16] = AX,DX
266 def DIV32m : I<0xF7, MRM6m, (outs), (ins i32mem:$src),
270 def DIV64m : RI<0xF7, MRM6m, (outs), (ins i64mem:$src),
1091 defm XOR : ArithBinOp_RF<0x30, 0x32, 0x34, "xor", MRM6r, MRM6m,
DX86InstrInfo.td693 def PUSH16rmm: I<0xFF, MRM6m, (outs), (ins i16mem:$src), "push{w}\t$src",[]>,
696 def PUSH32rmm: I<0xFF, MRM6m, (outs), (ins i32mem:$src), "push{l}\t$src",[]>;
723 def PUSH64rmm: I<0xFF, MRM6m, (outs), (ins i64mem:$src), "push{q}\t$src", []>;
1097 def BTR16mi8 : Ii8<0xBA, MRM6m, (outs), (ins i16mem:$src1, i16i8imm:$src2),
1099 def BTR32mi8 : Ii8<0xBA, MRM6m, (outs), (ins i32mem:$src1, i32i8imm:$src2),
1101 def BTR64mi8 : RIi8<0xBA, MRM6m, (outs), (ins i64mem:$src1, i64i8imm:$src2),
DX86InstrFormats.td30 def MRM6m : Format<30>; def MRM7m : Format<31>;
DX86InstrCompiler.td644 defm LOCK_XOR : LOCK_ArithBinOp<0x30, 0x80, 0x83, MRM6m, "xor">;
/external/llvm/lib/Target/X86/
DX86InstrVMX.td34 def VMCLEARm : I<0xC7, MRM6m, (outs), (ins i64mem:$vmcs),
42 def VMPTRLDm : I<0xC7, MRM6m, (outs), (ins i64mem:$vmcs),
64 def VMXON : I<0xC7, MRM6m, (outs), (ins i64mem:$vmxon),
DX86InstrFPStack.td252 defm DIV : FPBinary<fdiv, MRM6m, "div">;
329 def FSTENVm : FPI<0xD9, MRM6m, (outs), (ins f32mem:$dst), "fnstenv\t$dst">;
338 def FSAVEm : FPI<0xDD, MRM6m, (outs), (ins f32mem:$dst), "fnsave\t$dst">;
345 def FBSTPm : FPI<0xDF, MRM6m, (outs), (ins f80mem:$dst), "fbstp\t$dst">;
DX86InstrSystem.td462 def LMSW16m : I<0x01, MRM6m, (outs), (ins i16mem:$src),
503 def XSAVEOPT : I<0xAE, MRM6m, (outs), (ins opaque512mem:$dst),
506 def XSAVEOPT64 : RI<0xAE, MRM6m, (outs), (ins opaque512mem:$dst),
DX86InstrArithmetic.td314 def DIV8m : I<0xF6, MRM6m, (outs), (ins i8mem:$src), // AX/[mem8] = AL,AH
318 def DIV16m : I<0xF7, MRM6m, (outs), (ins i16mem:$src), // DX:AX/[mem16] = AX,DX
322 def DIV32m : I<0xF7, MRM6m, (outs), (ins i32mem:$src),
327 def DIV64m : RI<0xF7, MRM6m, (outs), (ins i64mem:$src),
1195 defm XOR : ArithBinOp_RF<0x30, 0x32, 0x34, "xor", MRM6r, MRM6m,
DX86InstrInfo.td1132 def PUSH16rmm: I<0xFF, MRM6m, (outs), (ins i16mem:$src), "push{w}\t$src",[],
1134 def PUSH32rmm: I<0xFF, MRM6m, (outs), (ins i32mem:$src), "push{l}\t$src",[],
1198 def PUSH64rmm: I<0xFF, MRM6m, (outs), (ins i64mem:$src), "push{q}\t$src", [],
1749 def BTR16mi8 : Ii8<0xBA, MRM6m, (outs), (ins i16mem:$src1, i16i8imm:$src2),
1752 def BTR32mi8 : Ii8<0xBA, MRM6m, (outs), (ins i32mem:$src1, i32i8imm:$src2),
1755 def BTR64mi8 : RIi8<0xBA, MRM6m, (outs), (ins i64mem:$src1, i64i8imm:$src2),
2397 defm BLCI : tbm_binary_intr<0x02, "blci", MRM6r, MRM6m>;
2402 defm BLSIC : tbm_binary_intr<0x01, "blsic", MRM6r, MRM6m>;
2518 def CLWB : I<0xAE, MRM6m, (outs), (ins i8mem:$src), "clwb\t$src", []>, PD;
DX86InstrFormats.td35 def MRM6m : Format<30>; def MRM7m : Format<31>;
DX86InstrAVX512.td4252 defm VPSLL : avx512_shift_rmi_dq<0x72, 0x73, MRM6r, MRM6m, "vpsll", X86vshli>,
4253 avx512_shift_rmi_w<0x71, MRM6r, MRM6m, "vpsllw", X86vshli>, AVX512BIi8Base, EVEX_4V;
6830 defm VSCATTERPF1DPS: avx512_gather_scatter_prefetch<0xC6, MRM6m, "vscatterpf1dps",
6833 defm VSCATTERPF1QPS: avx512_gather_scatter_prefetch<0xC7, MRM6m, "vscatterpf1qps",
6836 defm VSCATTERPF1DPD: avx512_gather_scatter_prefetch<0xC6, MRM6m, "vscatterpf1dpd",
6839 defm VSCATTERPF1QPD: avx512_gather_scatter_prefetch<0xC7, MRM6m, "vscatterpf1qpd",
DX86InstrCompiler.td694 defm LOCK_XOR : LOCK_ArithBinOp<0x30, 0x80, 0x83, MRM6m, X86lock_xor, "xor">;
/external/llvm/test/TableGen/
DTargetInstrInfo.td57 def MRM6m : Format<30>; def MRM7m : Format<31>;
116 "xor $dst, $src2", 0x81, MRM6m,
127 "xor $dst, $src2", 0x81, MRM6m,
/external/swiftshader/third_party/LLVM/test/TableGen/
DTargetInstrInfo.td57 def MRM6m : Format<30>; def MRM7m : Format<31>;
116 "xor $dst, $src2", 0x81, MRM6m,
127 "xor $dst, $src2", 0x81, MRM6m,
/external/swiftshader/third_party/LLVM/lib/Target/X86/MCTargetDesc/
DX86BaseInfo.h220 MRM4m = 28, MRM5m = 29, MRM6m = 30, MRM7m = 31, // Format /4 /5 /6 /7 enumerator
498 case X86II::MRM6m: case X86II::MRM7m: in getMemoryOperandNo()
DX86MCCodeEmitter.cpp546 case X86II::MRM6m: case X86II::MRM7m: in EmitVEXOpcodePrefix()
681 case X86II::MRM6m: case X86II::MRM7m: in DetermineREXPrefix()
978 case X86II::MRM6m: case X86II::MRM7m: in EncodeInstruction()
/external/swiftshader/third_party/LLVM/utils/TableGen/
DX86RecognizableInstr.cpp54 MRM4m = 28, MRM5m = 29, MRM6m = 30, MRM7m = 31, enumerator
754 case X86Local::MRM6m: in emitInstructionSpecifier()
835 case X86Local::MRM6m: in emitDecodePath()
924 case X86Local::MRM6m: in emitDecodePath()
/external/llvm/lib/Target/X86/MCTargetDesc/
DX86BaseInfo.h300 MRM4m = 28, MRM5m = 29, MRM6m = 30, MRM7m = 31, // Format /4 /5 /6 /7 enumerator
694 case X86II::MRM6m: case X86II::MRM7m: in getMemoryOperandNo()
DX86MCCodeEmitter.cpp785 case X86II::MRM6m: case X86II::MRM7m: { in EmitVEXOpcodePrefix()
1015 case X86II::MRM6m: case X86II::MRM7m: in DetermineREXPrefix()
1374 case X86II::MRM6m: case X86II::MRM7m: { in encodeInstruction()
/external/llvm/utils/TableGen/
DX86RecognizableInstr.cpp111 MRM4m = 28, MRM5m = 29, MRM6m = 30, MRM7m = 31, enumerator
746 case X86Local::MRM6m: in emitInstructionSpecifier()
861 case X86Local::MRM6m: case X86Local::MRM7m: in emitDecodePath()
/external/llvm/docs/
DWritingAnLLVMBackend.rst1827 case X86II::MRM6m: case X86II::MRM7m: // to hold extended opcode data