| /external/llvm/lib/Target/PowerPC/ |
| D | PPCTLSDynamicCall.cpp | 75 unsigned Opc1, Opc2; in processBlock() local
83 Opc2 = PPC::GETtlsADDR; in processBlock()
87 Opc2 = PPC::GETtlsldADDR; in processBlock()
91 Opc2 = PPC::GETtlsADDR32; in processBlock()
95 Opc2 = PPC::GETtlsldADDR32; in processBlock()
114 MachineInstr *Call = (BuildMI(MBB, I, DL, TII->get(Opc2), GPR3) in processBlock()
|
| D | PPCISelDAGToDAG.cpp | 3058 unsigned Opc1, Opc2, Opc3; in Select() local
3063 Opc2 = PPC::VADDUBM; in Select()
3068 Opc2 = PPC::VADDUHM; in Select()
3074 Opc2 = PPC::VADDUWM; in Select()
3089 ReplaceNode(N, CurDAG->getMachineNode(Opc2, dl, VT, TmpVal, TmpVal)); in Select()
3118 ReplaceNode(N, CurDAG->getMachineNode(Opc2, dl, VT, SDValue(Tmp1, 0), in Select()
|
| /external/llvm/lib/Target/Mips/ |
| D | Mips16ISelLowering.h | 56 MachineBasicBlock *emitSeliT16(unsigned Opc1, unsigned Opc2,
60 MachineBasicBlock *emitSelT16(unsigned Opc1, unsigned Opc2,
|
| D | Mips16ISelLowering.cpp | 584 Mips16TargetLowering::emitSelT16(unsigned Opc1, unsigned Opc2, MachineInstr &MI, in emitSelT16() argument
619 BuildMI(BB, DL, TII->get(Opc2)) in emitSelT16()
649 Mips16TargetLowering::emitSeliT16(unsigned Opc1, unsigned Opc2, in emitSeliT16() argument
685 BuildMI(BB, DL, TII->get(Opc2)) in emitSeliT16()
|
| /external/swiftshader/third_party/LLVM/include/llvm/Support/ |
| D | PatternMatch.h | 401 template<typename LHS_t, typename RHS_t, unsigned Opc1, unsigned Opc2>
411 V->getValueID() == Value::InstructionVal + Opc2) { in match()
416 return (CE->getOpcode() == Opc1 || CE->getOpcode() == Opc2) && in match()
|
| /external/llvm/include/llvm/IR/ |
| D | PatternMatch.h | 635 template <typename LHS_t, typename RHS_t, unsigned Opc1, unsigned Opc2>
644 V->getValueID() == Value::InstructionVal + Opc2) { in match()
649 return (CE->getOpcode() == Opc1 || CE->getOpcode() == Opc2) && in match()
|
| /external/swiftshader/third_party/LLVM/lib/Target/ARM/ |
| D | ARMCodeEmitter.cpp | 1832 unsigned Opc2 = Lane & 3; in emitNEONLaneInstruction() local
1835 Binary |= (Opc2 << 5); in emitNEONLaneInstruction()
|
| /external/swiftshader/third_party/LLVM/lib/Target/X86/ |
| D | X86InstrInfo.cpp | 3137 unsigned Opc2 = Load2->getMachineOpcode(); in areLoadsFromSameBasePtr() local
3175 switch (Opc2) { in areLoadsFromSameBasePtr()
3245 unsigned Opc2 = Load2->getMachineOpcode(); in shouldScheduleLoadsNear() local
3246 if (Opc1 != Opc2) in shouldScheduleLoadsNear()
|
| /external/llvm/lib/Target/X86/ |
| D | X86InstrInfo.cpp | 6615 unsigned Opc2 = Load2->getMachineOpcode(); in areLoadsFromSameBasePtr() local
6653 switch (Opc2) { in areLoadsFromSameBasePtr()
6723 unsigned Opc2 = Load2->getMachineOpcode(); in shouldScheduleLoadsNear() local
6724 if (Opc1 != Opc2) in shouldScheduleLoadsNear()
|
| D | X86ISelLowering.cpp | 23335 unsigned Opc2 = X86::GetCondBranchFromCond( in EmitLoweredSelect() local
23337 BuildMI(jcc1MBB, DL, TII->get(Opc2)).addMBB(sinkMBB); in EmitLoweredSelect()
|