Home
last modified time | relevance | path

Searched refs:PRIM_MODE_MASK (Results 1 – 7 of 7) sorted by relevance

/external/mesa3d/src/mesa/drivers/dri/i915/
Dintel_render.c190 nr_rverts += length * scale_prim[prim & PRIM_MODE_MASK]; in choose_render()
192 if (reduced_prim[prim & PRIM_MODE_MASK] != rprim) { in choose_render()
194 rprim = reduced_prim[prim & PRIM_MODE_MASK]; in choose_render()
248 intel_render_tab_verts[prim & PRIM_MODE_MASK] (ctx, start, in intel_run_render()
/external/mesa3d/src/mesa/tnl/
Dt_vb_render.c315 assert((prim & PRIM_MODE_MASK) <= GL_POLYGON); in run_render()
319 _mesa_enum_to_string(prim & PRIM_MODE_MASK), in run_render()
323 tab[prim & PRIM_MODE_MASK]( ctx, start, start + length, prim ); in run_render()
Dt_context.h177 #define PRIM_MODE_MASK 0x0f macro
/external/mesa3d/src/mesa/drivers/dri/r200/
Dr200_tcl.c246 tcl_render_tab_verts[flags&PRIM_MODE_MASK]( ctx, first, last, flags ); in r200EmitPrimitive()
254 tcl_render_tab_elts[flags&PRIM_MODE_MASK]( ctx, first, last, flags ); in r200EmitEltPrimitive()
271 if ((prim & PRIM_MODE_MASK) == GL_POINTS && ctx->Point.PointSprite) { in r200TclPrimitive()
/external/mesa3d/src/mesa/drivers/dri/radeon/
Dradeon_tcl.c236 tcl_render_tab_verts[flags&PRIM_MODE_MASK]( ctx, first, last, flags ); in radeonEmitPrimitive()
244 tcl_render_tab_elts[flags&PRIM_MODE_MASK]( ctx, first, last, flags ); in radeonEmitEltPrimitive()
Dradeon_swtcl.c440 _mesa_enum_to_string(prim & PRIM_MODE_MASK), in radeon_run_render()
444 tab[prim & PRIM_MODE_MASK](ctx, start, length, prim); in radeon_run_render()
/external/mesa3d/src/mesa/tnl_dd/
Dt_dd_dmatmp.h451 switch (prim & PRIM_MODE_MASK) { in TAG()