Searched refs:PSHUFLW (Results 1 – 11 of 11) sorted by relevance
| /external/llvm/lib/Target/X86/InstPrinter/ |
| D | X86InstComments.cpp | 270 CASE_MASKZ_VPERMILPI(PSHUFLW, m) in getMaskName()
271 CASE_MASKZ_VPERMILPI(PSHUFLW, r) in getMaskName()
335 CASE_MASK_VPERMILPI(PSHUFLW, m) in getMaskName()
336 CASE_MASK_VPERMILPI(PSHUFLW, r) in getMaskName()
601 CASE_SHUF(PSHUFLW, ri) in EmitAnyX86InstComments()
604 CASE_SHUF(PSHUFLW, mi) in EmitAnyX86InstComments()
|
| /external/swiftshader/third_party/LLVM/lib/Target/X86/ |
| D | X86InstrFragmentsSIMD.td | 128 def X86PShuflw : SDNode<"X86ISD::PSHUFLW", SDTShuff2OpI>;
377 // PSHUFLW imm.
|
| D | X86ISelLowering.h | 255 PSHUFLW, enumerator
|
| D | X86ISelLowering.cpp | 2788 case X86ISD::PSHUFLW: in isTargetShuffle()
2847 case X86ISD::PSHUFLW: in getTargetShuffleNode()
4591 case X86ISD::PSHUFLW: in getShuffleScalarElt()
5544 unsigned Opc = pshufhw ? X86ISD::PSHUFHW : X86ISD::PSHUFLW; in LowerVECTOR_SHUFFLEv8i16()
5628 NewV = getTargetShuffleNode(X86ISD::PSHUFLW, dl, MVT::v8i16, in LowerVECTOR_SHUFFLEv8i16()
6772 return getTargetShuffleNode(X86ISD::PSHUFLW, dl, VT, V1, in LowerVECTOR_SHUFFLE()
10716 case X86ISD::PSHUFLW: return "X86ISD::PSHUFLW"; in getTargetNodeName()
14247 case X86ISD::PSHUFLW: in PerformDAGCombine()
|
| D | X86GenFastISel.inc | 4596 // FastEmit functions for X86ISD::PSHUFLW.
4704 case X86ISD::PSHUFLW: return FastEmit_X86ISD_PSHUFLW_ri(VT, RetVT, Op0, Op0IsKill, imm1);
|
| D | X86InstrSSE.td | 3830 defm PSHUFLW : sse2_pshuffle<"pshuflw", v8i16, pshuflw, bc_v8i16>, XD;
|
| D | X86GenDAGISel.inc | 42654 /*SwitchOpcode*/ 127, TARGET_VAL(X86ISD::PSHUFLW),// ->89306
|
| /external/llvm/lib/Target/X86/ |
| D | X86ISelLowering.h | 388 PSHUFLW, enumerator
|
| D | X86ISelLowering.cpp | 3797 case X86ISD::PSHUFLW: in isTargetShuffle()
3844 case X86ISD::PSHUFLW: in getTargetShuffleNode()
4922 case X86ISD::PSHUFLW: in getTargetShuffleMask()
8129 unsigned OddEvenOp = (Offset & 1 ? X86ISD::PSHUFLW : X86ISD::PSHUFHW); in lowerVectorShuffleAsSpecificZeroOrAnyExtend()
9444 return SplatHalfs(LToLInputs[0], LToHInputs[0], X86ISD::PSHUFLW, 0); in lowerV8I16GeneralSingleInputVectorShuffle()
9552 V = DAG.getNode(FixIdx < 4 ? X86ISD::PSHUFLW : X86ISD::PSHUFHW, DL, in lowerV8I16GeneralSingleInputVectorShuffle()
9815 V = DAG.getNode(X86ISD::PSHUFLW, DL, VT, V, in lowerV8I16GeneralSingleInputVectorShuffle()
9835 V = DAG.getNode(X86ISD::PSHUFLW, DL, VT, V, in lowerV8I16GeneralSingleInputVectorShuffle()
22232 case X86ISD::PSHUFLW: return "X86ISD::PSHUFLW"; in getTargetNodeName()
24871 Shuffle = X86ISD::PSHUFLW; in matchPermuteVectorShuffle()
[all …]
|
| D | X86InstrFragmentsSIMD.td | 367 def X86PShuflw : SDNode<"X86ISD::PSHUFLW", SDTShuff2OpI>;
|
| D | X86InstrSSE.td | 4272 defm PSHUFLW : sse2_pshuffle<"pshuflw", v8i16, v16i16, X86PShuflw,
|