Searched refs:SMAXV (Results 1 – 5 of 5) sorted by relevance
/external/valgrind/none/tests/arm64/ |
D | fp_and_simd.stdout.exp | 27599 SMAXV v8, v7.4s 3c9c75dbec7d6f94468622fa4a16d46e 0000000000000000000000004a16d46e 27600 SMAXV v8, v7.4s bccae7a60f384b60e6f34ac8feea6026 0000000000000000000000000f384b60 27601 SMAXV v8, v7.4s 1a2bf77352e3a378c243e5a2614feca2 000000000000000000000000614feca2 27602 SMAXV v8, v7.4s a3bb10de44b922b7a5f4dda37e01a63e 0000000000000000000000007e01a63e 27603 SMAXV v8, v7.4s a3779e846ef775f85c8220e861bcb857 0000000000000000000000006ef775f8 27604 SMAXV v8, v7.4s 665a0d005ed94819b367988c163b4e47 000000000000000000000000665a0d00 27605 SMAXV v8, v7.4s e2032a965e15bf81e4485b366f1acd71 0000000000000000000000006f1acd71 27606 SMAXV v8, v7.4s 395684f5a0370171e7c80444075bcf50 000000000000000000000000395684f5 27607 SMAXV v8, v7.4s 9c037a8d510edd8394935cd2db333008 000000000000000000000000510edd83 27608 SMAXV v8, v7.4s 580576f9fdd7fe91b72451fff75e1cf7 000000000000000000000000580576f9 [all …]
|
/external/llvm/lib/Target/AArch64/ |
D | AArch64ISelLowering.h | 155 SMAXV, enumerator
|
D | AArch64ISelLowering.cpp | 912 case AArch64ISD::SMAXV: return "AArch64ISD::SMAXV"; in getTargetNodeName() 8551 return combineAcrossLanesIntrinsic(AArch64ISD::SMAXV, N, DAG); in performIntrinsicCombine() 9018 Opcode = AArch64ISD::SMAXV; in tryMatchAcrossLaneShuffleForReduction() 10129 case AArch64ISD::SMAXV: in ReplaceNodeResults() 10130 ReplaceReductionResults(N, Results, DAG, ISD::SMAX, AArch64ISD::SMAXV); in ReplaceNodeResults()
|
D | AArch64InstrInfo.td | 296 def AArch64smaxv : SDNode<"AArch64ISD::SMAXV", SDT_AArch64UnaryVec>; 4126 defm SMAXV : SIMDAcrossLanesBHS<0, 0b01010, "smaxv">; 4259 defm : SIMDAcrossLanesSignedIntrinsic<"SMAXV", AArch64smaxv>;
|
/external/vixl/doc/aarch64/ |
D | supported-instructions-aarch64.md | 3160 ### SMAXV ### subsection
|