Searched refs:TBA (Results 1 – 10 of 10) sorted by relevance
| /external/llvm/lib/Target/Sparc/ |
| D | SparcRegisterInfo.td | 116 def TBA : SparcCtrlReg<5, "TBA">;
377 (add TPC, TNPC, TSTATE, TT, TICK, TBA, PSTATE, TL, PIL, CWP,
|
| /external/llvm/lib/Target/AMDGPU/ |
| D | SIRegisterInfo.td | 51 def TBA : RegisterWithSubRegs<"tba", [TBA_LO, TBA_HI]>,
279 (add SGPR_64, VCC, EXEC, FLAT_SCR, TTMP_64, TBA, TMA)> {
|
| D | SIRegisterInfo.cpp | 155 reserveRegisterTuples(Reserved, AMDGPU::TBA); in getReservedRegs()
843 case AMDGPU::TBA: in getPhysRegSubReg()
|
| D | AMDGPUAsmPrinter.cpp | 361 case AMDGPU::TBA: in getSIProgramInfo()
|
| /external/llvm/lib/Target/AMDGPU/Disassembler/ |
| D | AMDGPUDisassembler.cpp | 421 case 108: return createRegOperand(TBA); in decodeSpecialReg64()
|
| /external/swiftshader/third_party/LLVM/lib/Transforms/Utils/ |
| D | SimplifyCFG.cpp | 1911 BlockAddress *TBA = dyn_cast<BlockAddress>(SI->getTrueValue()); in SimplifyIndirectBrOnSelect() local
1913 if (!TBA || !FBA) in SimplifyIndirectBrOnSelect()
1917 BasicBlock *TrueBB = TBA->getBasicBlock(); in SimplifyIndirectBrOnSelect()
|
| /external/llvm/lib/Target/Sparc/Disassembler/ |
| D | SparcDisassembler.cpp | 121 SP::TPC, SP::TNPC, SP::TSTATE, SP::TT, SP::TICK, SP::TBA, SP::PSTATE,
|
| /external/llvm/lib/Target/AMDGPU/AsmParser/ |
| D | AMDGPUAsmParser.cpp | 779 .Case("tba", AMDGPU::TBA) in getSpecialRegForName()
811 …if (Reg == AMDGPU::TBA_LO && Reg1 == AMDGPU::TBA_HI) { Reg = AMDGPU::TBA; RegWidth = 2; return tru… in AddNextRegisterToList()
|
| /external/llvm/lib/Target/Sparc/AsmParser/ |
| D | SparcAsmParser.cpp | 1133 RegNo = Sparc::TBA; in matchRegisterName()
|
| /external/llvm/lib/Transforms/Utils/ |
| D | SimplifyCFG.cpp | 3110 BlockAddress *TBA = dyn_cast<BlockAddress>(SI->getTrueValue()); in SimplifyIndirectBrOnSelect() local
3112 if (!TBA || !FBA) in SimplifyIndirectBrOnSelect()
3116 BasicBlock *TrueBB = TBA->getBasicBlock(); in SimplifyIndirectBrOnSelect()
|