Searched refs:TGSI_OPCODE_ARR (Results 1 – 11 of 11) sorted by relevance
/external/mesa3d/src/gallium/auxiliary/tgsi/ |
D | tgsi_info.c | 101 { 1, 1, 0, 0, 0, 0, 0, COMP, "ARR", TGSI_OPCODE_ARR }, 383 case TGSI_OPCODE_ARR: in tgsi_opcode_infer_type() 498 case TGSI_OPCODE_ARR: in tgsi_opcode_infer_src_type()
|
D | tgsi_util.c | 185 case TGSI_OPCODE_ARR: in tgsi_util_get_inst_usage_mask()
|
D | tgsi_exec.c | 5391 case TGSI_OPCODE_ARR: in exec_instruction()
|
/external/mesa3d/src/gallium/include/pipe/ |
D | p_shader_tokens.h | 392 #define TGSI_OPCODE_ARR 61 macro
|
/external/mesa3d/src/gallium/drivers/r300/ |
D | r300_tgsi_to_rc.c | 84 case TGSI_OPCODE_ARR: return RC_OPCODE_ARR; in translate_opcode()
|
/external/mesa3d/src/gallium/drivers/ilo/shader/ |
D | toy_tgsi.c | 64 [TGSI_OPCODE_ARR] = { GEN6_OPCODE_RNDZ, 1, 1 }, 807 [TGSI_OPCODE_ARR] = aos_simple, 1348 [TGSI_OPCODE_ARR] = soa_per_channel,
|
/external/mesa3d/src/gallium/auxiliary/nir/ |
D | tgsi_to_nir.c | 1570 [TGSI_OPCODE_ARR] = 0, 1808 case TGSI_OPCODE_ARR: in ttn_emit_instruction()
|
/external/mesa3d/src/gallium/auxiliary/gallivm/ |
D | lp_bld_tgsi_aos.c | 755 case TGSI_OPCODE_ARR: in lp_emit_instruction_aos()
|
D | lp_bld_tgsi_action.c | 1332 bld_base->op_actions[TGSI_OPCODE_ARR].emit = arr_emit; in lp_set_default_actions() 2555 bld_base->op_actions[TGSI_OPCODE_ARR].emit = arr_emit_cpu; in lp_set_default_actions_cpu()
|
/external/mesa3d/src/gallium/drivers/r600/ |
D | r600_shader.c | 8321 case TGSI_OPCODE_ARR: in tgsi_eg_arl() 8389 case TGSI_OPCODE_ARR: in tgsi_r600_arl() 9122 [TGSI_OPCODE_ARR] = { ALU_OP0_NOP, tgsi_r600_arl}, 9320 [TGSI_OPCODE_ARR] = { ALU_OP0_NOP, tgsi_eg_arl}, 9543 [TGSI_OPCODE_ARR] = { ALU_OP0_NOP, tgsi_eg_arl},
|
/external/mesa3d/src/gallium/drivers/nouveau/codegen/ |
D | nv50_ir_from_tgsi.cpp | 3074 case TGSI_OPCODE_ARR: in handleInstruction() 3077 tgsi.getOpcode() == TGSI_OPCODE_ARR ? ROUND_N : ROUND_M; in handleInstruction()
|