Home
last modified time | relevance | path

Searched refs:TGSI_OPCODE_UMAX (Results 1 – 11 of 11) sorted by relevance

/external/mesa3d/src/gallium/auxiliary/tgsi/
Dtgsi_info.c172 { 1, 2, 0, 0, 0, 0, 0, COMP, "UMAX", TGSI_OPCODE_UMAX },
364 case TGSI_OPCODE_UMAX: in tgsi_opcode_infer_type()
Dtgsi_util.c236 case TGSI_OPCODE_UMAX: in tgsi_util_get_inst_usage_mask()
Dtgsi_exec.c5817 case TGSI_OPCODE_UMAX: in exec_instruction()
/external/mesa3d/src/gallium/include/pipe/
Dp_shader_tokens.h467 #define TGSI_OPCODE_UMAX 132 macro
/external/mesa3d/src/gallium/drivers/ilo/shader/
Dtoy_tgsi.c95 [TGSI_OPCODE_UMAX] = { GEN6_OPCODE_SEL, 1, 2 },
143 case TGSI_OPCODE_UMAX: in aos_simple()
866 [TGSI_OPCODE_UMAX] = aos_simple,
1407 [TGSI_OPCODE_UMAX] = soa_per_channel,
/external/mesa3d/src/gallium/drivers/radeonsi/
Dsi_shader_tgsi_alu.c648 case TGSI_OPCODE_UMAX: in emit_minmax_int()
870 bld_base->op_actions[TGSI_OPCODE_UMAX].emit = emit_minmax_int; in si_shader_context_init_alu()
/external/mesa3d/src/gallium/auxiliary/nir/
Dtgsi_to_nir.c1647 [TGSI_OPCODE_UMAX] = nir_op_umax,
/external/mesa3d/src/gallium/drivers/nouveau/codegen/
Dnv50_ir_from_tgsi.cpp566 case TGSI_OPCODE_UMAX: in inferSrcType()
3018 case TGSI_OPCODE_UMAX: in handleInstruction()
/external/mesa3d/src/gallium/drivers/svga/
Dsvga_tgsi_vgpu10.c615 case TGSI_OPCODE_UMAX: in translate_opcode()
5695 case TGSI_OPCODE_UMAX: in emit_vgpu10_instruction()
/external/mesa3d/src/gallium/auxiliary/gallivm/
Dlp_bld_tgsi_action.c2609 bld_base->op_actions[TGSI_OPCODE_UMAX].emit = umax_emit_cpu; in lp_set_default_actions_cpu()
/external/mesa3d/src/gallium/drivers/r600/
Dr600_shader.c9193 [TGSI_OPCODE_UMAX] = { ALU_OP2_MAX_UINT, tgsi_op2},
9391 [TGSI_OPCODE_UMAX] = { ALU_OP2_MAX_UINT, tgsi_op2},
9614 [TGSI_OPCODE_UMAX] = { ALU_OP2_MAX_UINT, tgsi_op2},