Home
last modified time | relevance | path

Searched refs:arm64_iMinLine_lg2_szB (Results 1 – 5 of 5) sorted by relevance

/external/valgrind/none/tests/
Dlibvex_test.c221 vta.archinfo_guest.arm64_iMinLine_lg2_szB = 6; in main()
/external/valgrind/VEX/pub/
Dlibvex.h325 UInt arm64_iMinLine_lg2_szB; member
/external/valgrind/coregrind/
Dm_machine.c1664 vg_assert(vai.arm64_iMinLine_lg2_szB == 0); in VG_()
1668 vai.arm64_iMinLine_lg2_szB = ((ctr_el0 >> 0) & 0xF) + 2; in VG_()
1672 1 << vai.arm64_iMinLine_lg2_szB); in VG_()
/external/valgrind/VEX/priv/
Dmain_main.c1470 vai->arm64_iMinLine_lg2_szB = 0; in LibVEX_default_VexArchInfo()
Dguest_arm64_toIR.c7000 && archinfo->arm64_iMinLine_lg2_szB >= 2 in dis_ARM64_branch_etc()
7001 && archinfo->arm64_iMinLine_lg2_szB <= 17); in dis_ARM64_branch_etc()
7004 | ((0xF & (archinfo->arm64_iMinLine_lg2_szB - 2)) << 0); in dis_ARM64_branch_etc()
7058 vassert(archinfo->arm64_iMinLine_lg2_szB >= 2 in dis_ARM64_branch_etc()
7059 && archinfo->arm64_iMinLine_lg2_szB <= 17); in dis_ARM64_branch_etc()
7063 ULong lineszB = 1ULL << archinfo->arm64_iMinLine_lg2_szB; in dis_ARM64_branch_etc()
14633 vassert((archinfo->arm64_iMinLine_lg2_szB - 2) <= 15); in disInstr_ARM64()