Home
last modified time | relevance | path

Searched refs:ath5k_hw_reg_read (Results 1 – 10 of 10) sorted by relevance

/external/syslinux/gpxe/src/drivers/net/ath5k/
Dath5k_dma.c57 ath5k_hw_reg_read(ah, AR5K_CR); in ath5k_hw_start_rx_dma()
75 (ath5k_hw_reg_read(ah, AR5K_CR) & AR5K_CR_RXE) != 0; in ath5k_hw_stop_rx_dma()
91 return ath5k_hw_reg_read(ah, AR5K_RXDP); in ath5k_hw_get_rxdp()
136 tx_queue = ath5k_hw_reg_read(ah, AR5K_CR); in ath5k_hw_start_tx_dma()
143 ath5k_hw_reg_read(ah, AR5K_CR); in ath5k_hw_start_tx_dma()
177 tx_queue = ath5k_hw_reg_read(ah, AR5K_CR); in ath5k_hw_stop_tx_dma()
184 ath5k_hw_reg_read(ah, AR5K_CR); in ath5k_hw_stop_tx_dma()
193 pending = ath5k_hw_reg_read(ah, in ath5k_hw_stop_tx_dma()
211 AR5K_REG_SM(ath5k_hw_reg_read(ah, in ath5k_hw_stop_tx_dma()
228 pending = ath5k_hw_reg_read(ah, in ath5k_hw_stop_tx_dma()
[all …]
Dath5k_gpio.c40 (ath5k_hw_reg_read(ah, AR5K_GPIOCR) & ~AR5K_GPIOCR_OUT(gpio)) in ath5k_hw_set_gpio_input()
55 (ath5k_hw_reg_read(ah, AR5K_GPIOCR) & ~AR5K_GPIOCR_OUT(gpio)) in ath5k_hw_set_gpio_output()
70 return ((ath5k_hw_reg_read(ah, AR5K_GPIODI) & AR5K_GPIODI_M) >> gpio) & in ath5k_hw_get_gpio()
85 data = ath5k_hw_reg_read(ah, AR5K_GPIODO); in ath5k_hw_set_gpio()
109 data = (ath5k_hw_reg_read(ah, AR5K_GPIOCR) & in ath5k_hw_set_gpio_intr()
Dath5k_reset.c212 ath5k_hw_reg_read(ah, AR5K_RXDP); in ath5k_hw_nic_reset()
253 staid = ath5k_hw_reg_read(ah, AR5K_STA_ID1); in ath5k_hw_wake()
257 data = ath5k_hw_reg_read(ah, AR5K_SLEEP_CTL); in ath5k_hw_wake()
268 if ((ath5k_hw_reg_read(ah, AR5K_PCICFG) & in ath5k_hw_wake()
409 if (ath5k_hw_reg_read(ah, AR5K_PHY_PLL) != clock) { in ath5k_hw_nic_wakeup()
503 if (ath5k_hw_reg_read(ah, AR5K_PHY_FAST_ADC) != fast_adc) in ath5k_hw_tweak_initval_settings()
528 usec_reg = ath5k_hw_reg_read(ah, AR5K_USEC_5211); in ath5k_hw_tweak_initval_settings()
774 s_seq[i] = ath5k_hw_reg_read(ah, in ath5k_hw_reset()
778 s_seq[0] = ath5k_hw_reg_read(ah, in ath5k_hw_reset()
784 s_ant = ath5k_hw_reg_read(ah, AR5K_DEFAULT_ANTENNA); in ath5k_hw_reset()
[all …]
Dath5k_pcu.c54 pcu_reg = ath5k_hw_reg_read(ah, AR5K_STA_ID1) & 0xffff0000; in ath5k_hw_set_opmode()
120 return ath5k_hw_clocktoh(AR5K_REG_MS(ath5k_hw_reg_read(ah, in ath5k_hw_get_ack_timeout()
149 return ath5k_hw_clocktoh(AR5K_REG_MS(ath5k_hw_reg_read(ah, in ath5k_hw_get_cts_timeout()
208 pcu_reg = ath5k_hw_reg_read(ah, AR5K_STA_ID1) & 0xffff0000; in ath5k_hw_set_lladdr()
428 filter = ath5k_hw_reg_read(ah, AR5K_RX_FILTER); in ath5k_hw_get_rx_filter()
432 data = ath5k_hw_reg_read(ah, AR5K_PHY_ERR_FIL); in ath5k_hw_get_rx_filter()
501 type = ath5k_hw_reg_read(ah, AR5K_KEYTABLE_TYPE(entry)); in ath5k_hw_reset_key()
Dath5k_attach.c59 init_val = ath5k_hw_reg_read(ah, cur_reg); in ath5k_hw_post()
64 cur_val = ath5k_hw_reg_read(ah, cur_reg); in ath5k_hw_post()
79 cur_val = ath5k_hw_reg_read(ah, cur_reg); in ath5k_hw_post()
159 srev = ath5k_hw_reg_read(ah, AR5K_SREV); in ath5k_hw_attach()
163 ah->ah_phy_revision = ath5k_hw_reg_read(ah, AR5K_PHY_CHIP_ID); in ath5k_hw_attach()
Dath5k.h99 ath5k_hw_reg_write(ah, (ath5k_hw_reg_read(ah, _reg) & ~(_flags)) | \
103 ath5k_hw_reg_write(ah, (ath5k_hw_reg_read(ah, _reg) & \
107 ath5k_hw_reg_write(ah, ath5k_hw_reg_read(ah, _reg) | (_flags), _reg)
110 ath5k_hw_reg_write(ah, ath5k_hw_reg_read(ah, _reg) & ~(_flags), _reg)
114 ath5k_hw_reg_read(ah, (ah)->ah_phy + ((_reg) << 2))
121 (ath5k_hw_reg_read(ah, _reg) & (1 << _queue)) \
1216 static inline u32 ath5k_hw_reg_read(struct ath5k_hw *ah, u16 reg) in ath5k_hw_reg_read() function
1240 data = ath5k_hw_reg_read(ah, reg); in ath5k_hw_register_timeout()
Dath5k_phy.c410 data = ath5k_hw_reg_read(ah, AR5K_PHY_PAPD_PROBE); in ath5k_hw_gainf_calibrate()
1155 noise_floor = ath5k_hw_reg_read(ah, AR5K_PHY_NF); in ath5k_hw_noise_floor_calibration()
1193 beacon = ath5k_hw_reg_read(ah, AR5K_BEACON_5210); in ath5k_hw_rf5110_calibrate()
1221 phy_sig = ath5k_hw_reg_read(ah, AR5K_PHY_SIG); in ath5k_hw_rf5110_calibrate()
1222 phy_agc = ath5k_hw_reg_read(ah, AR5K_PHY_AGCCOARSE); in ath5k_hw_rf5110_calibrate()
1223 phy_sat = ath5k_hw_reg_read(ah, AR5K_PHY_ADCSAT); in ath5k_hw_rf5110_calibrate()
1290 ath5k_hw_reg_read(ah, AR5K_PHY_IQ) & AR5K_PHY_IQ_RUN) in ath5k_hw_rf511x_calibrate()
1295 iq_corr = ath5k_hw_reg_read(ah, AR5K_PHY_IQRES_CAL_CORR); in ath5k_hw_rf511x_calibrate()
1296 i_pwr = ath5k_hw_reg_read(ah, AR5K_PHY_IQRES_CAL_PWR_I); in ath5k_hw_rf511x_calibrate()
1297 q_pwr = ath5k_hw_reg_read(ah, AR5K_PHY_IQRES_CAL_PWR_Q); in ath5k_hw_rf511x_calibrate()
[all …]
Dath5k_qcu.c150 (ath5k_hw_reg_read(ah, AR5K_PHY_SETTLING) & ~0x7F) in ath5k_hw_reset_tx_queue()
152 (ath5k_hw_reg_read(ah, AR5K_PHY_SETTLING) & ~0x7F) in ath5k_hw_reset_tx_queue()
Dath5k_eeprom.c47 (void)ath5k_hw_reg_read(ah, AR5K_EEPROM_BASE + (4 * offset)); in ath5k_hw_eeprom_read()
55 status = ath5k_hw_reg_read(ah, AR5K_EEPROM_STATUS); in ath5k_hw_eeprom_read()
59 *data = (u16)(ath5k_hw_reg_read(ah, AR5K_EEPROM_DATA) & in ath5k_hw_eeprom_read()
Dath5k_initvals.c1394 ath5k_hw_reg_read(ah, ini_regs[i].ini_register); in ath5k_hw_ini_registers()