| /external/compiler-rt/test/tsan/ |
| D | atomic_race.cc | 6 T atomics[kTestCount * 2]; variable
35 Test(i, &atomics[i], false); in Thread()
41 Test(i, &atomics[kTestCount + i], false); in Thread()
53 Test(i, &atomics[i], true); in main()
56 Test(i, &atomics[kTestCount + i], true); in main()
|
| D | atomic_norace.cc | 6 T atomics[kTestCount * 2]; variable
35 Test(i, &atomics[i], false); in Thread()
41 Test(i, &atomics[kTestCount + i], false); in Thread()
53 Test(i, &atomics[i], true); in main()
56 Test(i, &atomics[kTestCount + i], true); in main()
|
| /external/libcxx/cmake/Modules/ |
| D | CheckLibcxxAtomic.cmake | 4 # the platform doesn't support lock-free atomics.
7 # atomics instead. However, we would like to avoid careless uses of 64-bit
8 # atomics inside LLVM over time on 32-bit platforms.
36 # If not, check if the library exists, and atomics work with it.
|
| /external/llvm/cmake/modules/ |
| D | CheckAtomic.cmake | 6 # the platform doesn't support lock-free atomics.
40 # First check if atomics work without the library.
42 # If not, check if the library exists, and atomics work with it.
64 # If not, check if the library exists, and atomics work with it.
|
| /external/clang/test/CodeGenObjC/ |
| D | property-aggregate.m | 4 // not get native atomics, even though x86-64 can do unaligned atomics
|
| /external/llvm/test/CodeGen/AMDGPU/ |
| D | private-memory-atomics.ll | 4 ; This works because promote allocas pass replaces these with LDS atomics.
6 ; Private atomics have no real use, but at least shouldn't crash on it.
|
| D | move-to-valu-atomicrmw.ll | 8 ; vaddr works for atomics.
|
| /external/clang/lib/CodeGen/ |
| D | CGAtomic.cpp | 1733 AtomicInfo atomics(*this, dest); in EmitAtomicStore() local
1734 LValue LVal = atomics.getAtomicLValue(); in EmitAtomicStore()
1739 atomics.emitCopyIntoMemory(rvalue); in EmitAtomicStore()
1744 if (atomics.shouldUseLibcall()) { in EmitAtomicStore()
1746 Address srcAddr = atomics.materializeRValue(rvalue); in EmitAtomicStore()
1750 args.add(RValue::get(atomics.getAtomicSizeValue()), in EmitAtomicStore()
1752 args.add(RValue::get(EmitCastToVoidPtr(atomics.getAtomicPointer())), in EmitAtomicStore()
1764 llvm::Value *intValue = atomics.convertRValueToInt(rvalue); in EmitAtomicStore()
1768 atomics.emitCastToAtomicIntPointer(atomics.getAtomicAddress()); in EmitAtomicStore()
1786 atomics.EmitAtomicUpdate(AO, rvalue, IsVolatile); in EmitAtomicStore()
[all …]
|
| /external/llvm/test/CodeGen/X86/ |
| D | atomic-non-integer.ll | 3 ; Note: This test is testing that the lowering for atomics matches what we
4 ; currently emit for non-atomics + the atomic restriction. The presence of
|
| /external/compiler-rt/test/tsan/Darwin/ |
| D | ignored-interceptors.mm | 4 // TSan-invisible atomics as synchronization.
|
| /external/llvm/docs/ |
| D | Atomics.rst | 157 atomics are generally a better solution.)
262 Optimizers not aware of atomics can treat this like a nothrow call. It is
291 Optimizers not aware of atomics can treat this like a nothrow call. It is
341 Optimizers not aware of atomics can treat this like a nothrow call. For
371 orderings. They can be useful for passes that are aware of atomics, for
528 inline-lock-free atomics of size N, the ``__atomic_*`` functions must also have a
542 Some targets or OS/target combinations can support lock-free atomics, but for
555 atomics. ARM/Linux is an example of this: the kernel `provides
566 In either of these cases, the Target in LLVM can claim support for atomics of an
|
| /external/v8/ |
| D | Android.v8gen.mk | 33 src/js/harmony-atomics.js
|
| /external/clang/test/ |
| D | cxx-sections.data | 1431 29 [atomics]
1432 29.1 [atomics.general]
1433 29.2 [atomics.syn]
1434 29.3 [atomics.order]
1435 29.4 [atomics.lockfree]
1436 29.5 [atomics.types]
1437 29.5.1 [atomics.types.integral]
1438 29.5.2 [atomics.types.address]
1439 29.5.3 [atomics.types.generic]
1440 29.6 [atomics.types.operations]
[all …]
|
| /external/deqp/doc/testspecs/GLES31/ |
| D | functional.compute.basic.txt | 51 - built-in functions (atomics etc.)
|
| /external/spirv-llvm/test/SPIRV/transcoding/ |
| D | atomics_1.2.ll | 10 ; built-ins are promoted to OpenCL C 2.0 atomics.
11 ; Most of atomics lost information about the sign of the integer operand
|
| /external/compiler-rt/lib/tsan/rtl/ |
| D | tsan_flags.inc | 45 "If set, all atomics are effectively sequentially consistent (seq_cst), "
|
| /external/libunwind/ |
| D | configure.ac | 339 AC_MSG_CHECKING([for __sync atomics])
349 [Defined if __sync atomics are available])
|
| /external/libcxx/ |
| D | CREDITS.TXT | 33 D: FreeBSD and Solaris ports, libcxxrt support, some atomics work.
|
| /external/libusb/ |
| D | ChangeLog | 10 * Darwin: Use C11 atomics on 10.12+ as the OS atomics are now deprecated
|
| /external/llvm/lib/Target/SystemZ/ |
| D | README.txt | 142 If needed, we can support 16-byte atomics using LPQ, STPQ and CSDG.
|
| /external/jemalloc/include/jemalloc/internal/ |
| D | jemalloc_internal_defs.h.in | 25 /* Defined if C11 atomics are available. */
|
| /external/libcxx/docs/ |
| D | TestingLibcxx.rst | 52 $ lit -sv test/std/atomics test/std/threads # Test std::thread and std::atomic
|
| /external/llvm/test/Transforms/AtomicExpand/SPARC/ |
| D | libcalls.ll | 4 ;;; doesn't support inline atomics can be used. (E.g. X86 i386 would
|
| /external/llvm/lib/Target/PowerPC/ |
| D | PPC.td | 132 def FeaturePartwordAtomic : SubtargetFeature<"partword-atomics",
|
| /external/llvm/test/Transforms/GVN/ |
| D | atomic.ll | 378 ; Can't forward ordered atomics.
|