Home
last modified time | relevance | path

Searched refs:b100 (Results 1 – 25 of 41) sorted by relevance

12

/external/llvm/lib/Target/AArch64/
DAArch64SystemOperands.td36 def : AT<"S1E2R", 0b01, 0b100, 0b0111, 0b1000, 0b000>;
39 def : AT<"S1E2W", 0b01, 0b100, 0b0111, 0b1000, 0b001>;
43 def : AT<"S12E1R", 0b01, 0b100, 0b0111, 0b1000, 0b100>;
44 def : AT<"S12E1W", 0b01, 0b100, 0b0111, 0b1000, 0b101>;
45 def : AT<"S12E0R", 0b01, 0b100, 0b0111, 0b1000, 0b110>;
46 def : AT<"S12E0W", 0b01, 0b100, 0b0111, 0b1000, 0b111>;
231 def : TLBI<"IPAS2E1IS", 0b01, 0b100, 0b1000, 0b0000, 0b001>;
232 def : TLBI<"IPAS2LE1IS", 0b01, 0b100, 0b1000, 0b0000, 0b101>;
234 def : TLBI<"ALLE2IS", 0b01, 0b100, 0b1000, 0b0011, 0b000, 0>;
237 def : TLBI<"VAE2IS", 0b01, 0b100, 0b1000, 0b0011, 0b001>;
[all …]
DAArch64InstrInfo.td390 def : InstAlias<"sev", (HINT 0b100)>;
407 def DSB : CRmSystemI<barrier_op, 0b100, "dsb",
850 defm LDSMAX : LDOPregister<0b100, "smax", 0, 0, "">;
851 defm LDSMAXA : LDOPregister<0b100, "smax", 1, 0, "a">;
852 defm LDSMAXL : LDOPregister<0b100, "smax", 0, 1, "l">;
853 defm LDSMAXAL : LDOPregister<0b100, "smax", 1, 1, "al">;
949 defm CLZ : OneOperandData<0b100, "clz", ctlz>;
2493 defm FCVTAS : FPToIntegerUnscaled<0b00, 0b100, "fcvtas", int_aarch64_neon_fcvtas>;
2948 defm FCMEQ : SIMDThreeSameVectorFPCmp<0, 0, 0b100, "fcmeq", AArch64fcmeq>;
2949 defm FCMGE : SIMDThreeSameVectorFPCmp<1, 0, 0b100, "fcmge", AArch64fcmge>;
[all …]
DAArch64InstrFormats.td3975 let Inst{21-19} = 0b100;
5250 def v2i64_v2i32 : BaseSIMDDifferentThreeVector<U, 0b100, opc,
5313 def v2i32_v2i64 : BaseSIMDDifferentThreeVector<U, 0b100, opc,
5348 def v2i32_v2i64 : BaseSIMDDifferentThreeVector<U, 0b100, opc,
5390 def v2i32_v2i64 : BaseSIMDDifferentThreeVectorTied<U, 0b100, opc,
5425 def v2i32_v2i64 : BaseSIMDDifferentThreeVector<U, 0b100, opc,
5463 def v2i32_v2i64 : BaseSIMDDifferentThreeVectorTied<U, 0b100, opc,
5493 def v2i32_v2i64 : BaseSIMDDifferentThreeVectorTied<U, 0b100, opc,
5529 def v2i32_v2i64 : BaseSIMDDifferentThreeVector<U, 0b100, opc,
5612 def v2i32 : BaseSIMDZipVector<0b100, opc, V64,
[all …]
/external/llvm/lib/Target/Hexagon/
DHexagonInstrInfo.td177 def A2_combine_hh : T_ALU32_combineh<".h", ".h", 0b011, 0b100, 1>;
189 def A2_svsubh : T_ALU32_3op<"vsubh", 0b110, 0b100, 1, 0>;
240 def S2_packhl : T_ALU32_3op <"packhl", 0b101, 0b100, 0, 0>;
843 defm zxtb : ZXTB_base<"zxtb",0b100>, PredNewRel;
888 def A2_vadduhs : T_VectALU_64 < "vadduh", 0b000, 0b100, 1, 0, 0, 0>;
905 def A2_vavghcr : T_VectALU_64 < "vavgh", 0b010, 0b100, 0, 0, 1, 0>;
910 def A2_vavguwr : T_VectALU_64 < "vavguw", 0b011, 0b100, 0, 1, 0, 0>;
914 def A2_vnavgh : T_VectALU_64 < "vnavgh", 0b100, 0b000, 0, 0, 0, 1>;
915 def A2_vnavgw : T_VectALU_64 < "vnavgw", 0b100, 0b011, 0, 0, 0, 1>;
920 def A2_vnavghr : T_VectALU_64 < "vnavgh", 0b100, 0b001, 1, 1, 0, 1>;
[all …]
DHexagonInstrInfoV5.td24 def M5_vrmpybuu: T_XTYPE_Vect<"vrmpybu", 0b100, 0b001, 0>;
25 def M5_vrmacbuu: T_XTYPE_Vect_acc<"vrmpybu", 0b100, 0b001, 0>;
35 def M5_vmpybuu: T_XTYPE_mpy64 <"vmpybu", 0b100, 0b001, 0, 0, 0>;
39 def M5_vmacbuu: T_XTYPE_mpy64_acc <"vmpybu", "+", 0b100, 0b001, 0, 0, 0>;
189 def F2_sfmax : T_MInstFloat < "sfmax", 0b100, 0b000>;
190 def F2_sfmin : T_MInstFloat < "sfmin", 0b100, 0b001>;
280 def F2_sfcmpgt : T_fcmp32<"sfcmp.gt", setogt, 0b100>;
638 def F2_conv_sf2w_chop : F2_RD_RS_CONVERT <"convert_sf2w", 0b100, 0b001,
657 def F2_conv_sf2d : F2_RDD_RS_CONVERT <"convert_sf2d", 0b100,
661 def F2_conv_df2w : F2_RD_RSS_CONVERT <"convert_df2w", 0b100,
[all …]
DHexagonInstrInfoV3.td213 let Inst{7-5} = 0b100;
243 let Inst{7-5} = 0b100;
DHexagonSystemInst.td56 "syncht" , [], 0b100, 0b001, 0b0>;
DHexagonIsetDx.td101 let Inst{6-4} = 0b100;
217 let Inst{2-0} = 0b100;
605 let Inst{2-0} = 0b100;
DHexagonInstrInfoV4.td135 def A4_andn : T_ALU32_3op_not<"and", 0b001, 0b100, 1>;
190 def A4_cmphgt : T_CMP_rrbh<"cmph.gt", 0b100, 0>;
626 defm loadri : ld_idxd_shl<"memw", "LDriw", IntRegs, 0b100>;
716 def S4_storeri_ap : T_ST_absset <"memw", "STriw", IntRegs, 0b100, WordAccess>;
793 def S4_storeri_ur : T_StoreAbsReg <"memw", "STriw", IntRegs, 0b100, WordAccess>;
1028 defm storeri: ST_Idxd_shl<"memw", "STriw", IntRegs, 0b100>,
1116 let Inst{27-25} = 0b100;
1628 defm J4_cmpltu : NVJrr_base<"cmp.gtu", "CMPLTU", 0b100, 1>, PredRel;
1743 defm J4_cmpeqn1 : NVJ_ConstImm_base<"cmp.eq", "CMPEQ", 0b100, "-1">, PredRel;
1965 def S4_extractp_rp : T_S3op_64 < "extract", 0b11, 0b100, 0>;
[all …]
DHexagonInstrInfoVector.td79 def S2_asr_i_vh : vshift_v4i16<sra, "vasrh", 0b100, 0b000>;
80 def S2_lsr_i_vh : vshift_v4i16<srl, "vlsrh", 0b100, 0b001>;
81 def S2_asl_i_vh : vshift_v4i16<shl, "vaslh", 0b100, 0b010>;
/external/llvm/lib/Target/Mips/
DMipsMSAInstrInfo.td431 class ASUB_S_B_ENC : MSA_3R_FMT<0b100, 0b00, 0b010001>;
432 class ASUB_S_H_ENC : MSA_3R_FMT<0b100, 0b01, 0b010001>;
433 class ASUB_S_W_ENC : MSA_3R_FMT<0b100, 0b10, 0b010001>;
434 class ASUB_S_D_ENC : MSA_3R_FMT<0b100, 0b11, 0b010001>;
441 class AVE_S_B_ENC : MSA_3R_FMT<0b100, 0b00, 0b010000>;
442 class AVE_S_H_ENC : MSA_3R_FMT<0b100, 0b01, 0b010000>;
443 class AVE_S_W_ENC : MSA_3R_FMT<0b100, 0b10, 0b010000>;
444 class AVE_S_D_ENC : MSA_3R_FMT<0b100, 0b11, 0b010000>;
520 class BSET_B_ENC : MSA_3R_FMT<0b100, 0b00, 0b001101>;
521 class BSET_H_ENC : MSA_3R_FMT<0b100, 0b01, 0b001101>;
[all …]
DMipsMSAInstrFormats.td214 let Inst{21-19} = 0b100;
266 let Inst{21-19} = 0b100;
318 let Inst{21-19} = 0b100;
DMips16InstrFormats.td395 let Inst{10-8} = 0b100;
618 bits<3> SVRS = 0b100;
/external/libmtp/logs/
Dmtp-detect-samsung-yp-s3.txt50 01b0: f600 000e f300 0013 b500 0016 b100 001d ................
67 02c0: b500 0016 b100 001d e600 0027 3b00 0029 ...........';..)
78 0370: b500 0016 b100 001e f900 0029 4100 002b ...........)A..+
115 01b0: f600 000e f300 0013 b500 0016 b100 001d ................
132 02c0: b500 0016 b100 001d e600 0027 3b00 0029 ...........';..)
143 0370: b500 0016 b100 001e f900 0029 4100 002b ...........)A..+
/external/sl4a/Common/src/com/googlecode/android_scripting/facade/bluetooth/
DBluetoothHidFacade.java188 byte[] bts = {0b01,0b10,0b11,0b100}; in testByte()
/external/mesa3d/src/compiler/glsl/tests/
Darray_refcount_test.cpp677 operand b100 = deref_array( in TEST_F() local
686 b100), in TEST_F()
/external/swiftshader/third_party/LLVM/lib/Target/ARM/
DARMInstrThumb2.td1781 def t2SXTB : T2I_ext_rrot<0b100, "sxtb",
1787 def t2SXTAB : T2I_exta_rrot<0b100, "sxtab",
1945 def t2QSUB8 : T2I_pam<0b100, 0b0001, "qsub8">;
1951 def t2UQSUB8 : T2I_pam<0b100, 0b0101, "uqsub8">;
1960 def t2SSUB8 : T2I_pam<0b100, 0b0000, "ssub8">;
1966 def t2USUB8 : T2I_pam<0b100, 0b0100, "usub8">;
1975 def t2SHSUB8 : T2I_pam<0b100, 0b0010, "shsub8">;
1981 def t2UHSUB8 : T2I_pam<0b100, 0b0110, "uhsub8">;
2355 def t2SMLAL : T2MulLong<0b100, 0b0000,
2604 def t2SMLALBB : T2FourReg_mac<1, 0b100, 0b1000, (outs rGPR:$Ra,rGPR:$Rd),
[all …]
/external/mesa3d/src/mesa/drivers/dri/i965/
Dbrw_disasm.c354 [0b100] = "Media Block Read",
365 [0b100] = "RT write",
420 [0b100] = "SIMD8",
/external/llvm/docs/TableGen/
DLangIntro.rst399 defm MUL : ri_inst<0b100, "mul">;
428 def MUL_rr : rrinst<0b100, "mul">;
429 def MUL_ri : riinst<0b100, "mul">;
/external/llvm/lib/Target/ARM/
DARMInstrThumb2.td1971 def t2SXTB : T2I_ext_rrot<0b100, "sxtb",
1977 def t2SXTAB : T2I_exta_rrot<0b100, "sxtab",
2150 def t2QSUB8 : T2I_pam<0b100, 0b0001, "qsub8">;
2156 def t2UQSUB8 : T2I_pam<0b100, 0b0101, "uqsub8">;
2165 def t2SSUB8 : T2I_pam<0b100, 0b0000, "ssub8">;
2171 def t2USUB8 : T2I_pam<0b100, 0b0100, "usub8">;
2180 def t2SHSUB8 : T2I_pam<0b100, 0b0010, "shsub8">;
2186 def t2UHSUB8 : T2I_pam<0b100, 0b0110, "uhsub8">;
2584 def t2SMLAL : T2MlaLong<0b100, 0b0000,
2832 def t2SMLALBB : T2FourReg_mac<1, 0b100, 0b1000, (outs rGPR:$Ra,rGPR:$Rd),
[all …]
DARMInstrThumb.td464 let Inst{2-0} = 0b100;
530 let Inst{2-0} = 0b100;
699 defm tLDR : thumb_ld_rr_ri_enc<0b100, 0b0110, t_addrmode_rr,
/external/llvm/lib/Target/Lanai/
DLanaiInstrInfo.td321 defm AND_ : ALUlogic<0b100, "and", and, i32lo16and, i32hi16and>;
387 defm AND_F_ : ALUlogic<0b100, "and.f", and, i32lo16and, i32hi16and>;
/external/llvm/lib/Target/AVR/
DAVRInstrFormats.td197 let Inst{15-13} = 0b100;
DAVRInstrInfo.td1029 0b100,
1036 0b100,
1500 def XCHZRd : FZRd<0b100,
/external/swiftshader/third_party/LLVM/lib/Target/Sparc/
DSparcInstrInfo.td413 def SETHIi: F2_1<0b100,
421 def NOP : F2_1<0b100, (outs), (ins), "nop", []>;

12