Home
last modified time | relevance | path

Searched refs:bitrev (Results 1 – 25 of 34) sorted by relevance

12

/external/swiftshader/third_party/LLVM/test/CodeGen/XCore/
Dmisc-intrinsics.ll4 declare i32 @llvm.xcore.bitrev(i32)
12 define i32 @bitrev(i32 %val) {
13 ; CHECK: bitrev:
14 ; CHECK: bitrev r0, r0
15 %result = call i32 @llvm.xcore.bitrev(i32 %val)
/external/llvm/test/CodeGen/XCore/
Dmisc-intrinsics.ll4 declare i32 @llvm.xcore.bitrev(i32)
12 define i32 @bitrev(i32 %val) {
13 ; CHECK-LABEL: bitrev:
14 ; CHECK: bitrev r0, r0
15 %result = call i32 @llvm.xcore.bitrev(i32 %val)
/external/libopus/celt/
Dkiss_fft.c451 opus_int16 *bitrev; in opus_fft_alloc_twiddles() local
483 st->bitrev = bitrev = (opus_int16*)KISS_FFT_MALLOC(sizeof(opus_int16)*nfft); in opus_fft_alloc_twiddles()
484 if (st->bitrev==NULL) in opus_fft_alloc_twiddles()
486 compute_bitrev_table(0, bitrev, 1,1, st->factors,st); in opus_fft_alloc_twiddles()
512 opus_free((opus_int16*)cfg->bitrev); in opus_fft_free()
585 fout[st->bitrev[i]].r = SHR32(MULT16_32_Q16(scale, x.r), scale_shift); in opus_fft_c()
586 fout[st->bitrev[i]].i = SHR32(MULT16_32_Q16(scale, x.i), scale_shift); in opus_fft_c()
598 fout[st->bitrev[i]] = fin[i]; in opus_ifft_c()
Dmdct.c210 f2[st->bitrev[i]] = yc; in clt_mdct_forward_c()
267 const opus_int16 * OPUS_RESTRICT bitrev = l->kfft[shift]->bitrev; in clt_mdct_backward_c() local
272 rev = *bitrev++; in clt_mdct_backward_c()
Dkiss_fft.h94 const opus_int16 *bitrev; member
/external/swiftshader/third_party/LLVM/test/Transforms/GlobalOpt/
Dcrash.ll46 @permute_bitrev.bitrev = internal global i32* null, align 8
49 %tmp = load i32** @permute_bitrev.bitrev, align 8
54 store i32* %0, i32** @permute_bitrev.bitrev, align 8
/external/llvm/test/Transforms/GlobalOpt/
Dcrash.ll46 @permute_bitrev.bitrev = internal global i32* null, align 8
49 %tmp = load i32*, i32** @permute_bitrev.bitrev, align 8
54 store i32* %0, i32** @permute_bitrev.bitrev, align 8
/external/libopus/celt/mips/
Dmdct_mipsr1.h155 f2[st->bitrev[i]] = yc; in clt_mdct_forward()
212 const opus_int16 * OPUS_RESTRICT bitrev = l->kfft[shift]->bitrev; in clt_mdct_backward() local
217 rev = *bitrev++; in clt_mdct_backward()
/external/tremolo/Tremolo/
Dmdct.c244 static unsigned char bitrev[16]={0,8,4,12,2,10,6,14,1,9,5,13,3,11,7,15}; variable
247 return bitrev[x>>8]|(bitrev[(x&0x0f0)>>4]<<4)|(((int)bitrev[x&0x00f])<<8); in bitrev12()
DmdctARM.s1003 ADR r6, bitrev
1011 ORR r7, r7, r8, LSL #6 @ r7 = bitrev[bit]
1164 bitrev: label
/external/llvm/test/MC/Mips/micromips-dsp/
Dvalid.s108 bitrev $2, $3 # CHECK: bitrev $2, $3 # encoding: [0x00,0x43,0x31,0x3c]
/external/llvm/test/MC/Mips/dsp/
Dvalid.s14 …bitrev $25, $26 # CHECK: bitrev $25, $26 # encoding: [0x7c,0x…
/external/llvm/test/MC/Mips/micromips-dspr2/
Dvalid.s131 bitrev $2, $3 # CHECK: bitrev $2, $3 # encoding: [0x00,0x43,0x31,0x3c]
/external/llvm/test/MC/Mips/dspr2/
Dvalid.s25 …bitrev $25, $26 # CHECK: bitrev $25, $26 # encoding: [0x7c,0x1a,0…
/external/libopus/celt/dump_modes/
Ddump_modes.c168 fprintf (file, "%d,%c", mode->mdct.kfft[k]->bitrev[j],(j+16)%15==0?'\n':' '); in dump_modes()
/external/llvm/test/MC/Disassembler/Mips/micromips-dsp/
Dvalid.txt106 0x00 0x43 0x31 0x3c # CHECK: bitrev $2, $3
/external/llvm/test/MC/Disassembler/Mips/dsp/
Dvalid.txt12 0x7c 0x1a 0xce 0xd2 # CHECK: bitrev $25, $26
/external/llvm/test/MC/Disassembler/Mips/micromips-dspr2/
Dvalid.txt129 0x00 0x43 0x31 0x3c # CHECK: bitrev $2, $3
/external/llvm/lib/Target/Mips/
DMicroMipsDSPInstrInfo.td163 class BITREV_MM_ENC : POOL32A_2R_FMT<"bitrev", 0b0011000100>;
412 class BITREV_MM_DESC : ABSQ_S_PH_MM_R2_DESC_BASE<"bitrev", int_mips_bitrev,
/external/llvm/test/MC/Disassembler/Mips/dspr2/
Dvalid.txt23 0x7c 0x1a 0xce 0xd2 # CHECK: bitrev $25, $26
/external/llvm/test/MC/Mips/mips32r2/
Dinvalid-dsp.s17 …bitrev $14,$at # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe…
/external/valgrind/none/tests/mips32/
Dmips32_dsp.stdout.exp-BE377 bitrev $t0, $t1 :: rd 0x00000012 rt 0x09ba4800
378 bitrev $t2, $t3 :: rd 0x0000614c rt 0x80003286
379 bitrev $t4, $t1 :: rd 0x0000ac24 rt 0xfabc2435
380 bitrev $t6, $t7 :: rd 0x00000001 rt 0x73468000
381 bitrev $t5, $t3 :: rd 0x00000096 rt 0x803c6900
382 bitrev $t2, $t4 :: rd 0x0000f492 rt 0xffad492f
383 bitrev $t0, $t8 :: rd 0x0000fffa rt 0xfff45fff
384 bitrev $t2, $t4 :: rd 0x0000aaa0 rt 0x00000555
385 bitrev $t0, $t1 :: rd 0x000010cf rt 0x0098f308
386 bitrev $t2, $t3 :: rd 0x00000000 rt 0x80000000
[all …]
Dmips32_dsp.stdout.exp-LE377 bitrev $t0, $t1 :: rd 0x00000012 rt 0x09ba4800
378 bitrev $t2, $t3 :: rd 0x0000614c rt 0x80003286
379 bitrev $t4, $t1 :: rd 0x0000ac24 rt 0xfabc2435
380 bitrev $t6, $t7 :: rd 0x00000001 rt 0x73468000
381 bitrev $t5, $t3 :: rd 0x00000096 rt 0x803c6900
382 bitrev $t2, $t4 :: rd 0x0000f492 rt 0xffad492f
383 bitrev $t0, $t8 :: rd 0x0000fffa rt 0xfff45fff
384 bitrev $t2, $t4 :: rd 0x0000aaa0 rt 0x00000555
385 bitrev $t0, $t1 :: rd 0x000010cf rt 0x0098f308
386 bitrev $t2, $t3 :: rd 0x00000000 rt 0x80000000
[all …]
/external/llvm/test/MC/Disassembler/XCore/
Dxcore.txt259 # CHECK: bitrev r1, r10
/external/llvm/test/CodeGen/Mips/
Ddsp-r1.ll1189 ; CHECK: bitrev ${{[0-9]+}}
1191 %0 = tail call i32 @llvm.mips.bitrev(i32 %a0)
1195 declare i32 @llvm.mips.bitrev(i32) nounwind readnone

12