/external/llvm/test/MC/AArch64/ |
D | neon-scalar-cvt.s | 169 fcvtps h22, h13 170 fcvtps s22, s13 171 fcvtps d21, d14
|
D | arm64-fp-encoding.s | 362 fcvtps w1, h2 363 fcvtps w1, s2 364 fcvtps w1, d2 365 fcvtps x1, h2 366 fcvtps x1, s2 367 fcvtps x1, d2 369 ; FP16: fcvtps w1, h2 ; encoding: [0x41,0x00,0xe8,0x1e] 371 ; NO-FP16-NEXT: fcvtps w1, h2 372 ; CHECK: fcvtps w1, s2 ; encoding: [0x41,0x00,0x28,0x1e] 373 ; CHECK: fcvtps w1, d2 ; encoding: [0x41,0x00,0x68,0x1e] [all …]
|
D | neon-simd-misc.s | 573 fcvtps v4.4h, v0.4h 574 fcvtps v6.8h, v8.8h 575 fcvtps v6.4s, v8.4s 576 fcvtps v6.2d, v8.2d 577 fcvtps v4.2s, v0.2s
|
D | fullfp16-neon-neg.s | 242 fcvtps h22, h13 338 fcvtps v4.4h, v0.4h 340 fcvtps v6.8h, v8.8h
|
D | arm64-advsimd.s | 876 fcvtps.2s v0, v0 877 fcvtps.4s v0, v0 878 fcvtps.2d v0, v0 879 fcvtps s0, s0 880 fcvtps d0, d0 define 882 ; CHECK: fcvtps.2s v0, v0 ; encoding: [0x00,0xa8,0xa1,0x0e] 883 ; CHECK: fcvtps.4s v0, v0 ; encoding: [0x00,0xa8,0xa1,0x4e] 884 ; CHECK: fcvtps.2d v0, v0 ; encoding: [0x00,0xa8,0xe1,0x4e] 885 ; CHECK: fcvtps s0, s0 ; encoding: [0x00,0xa8,0xa1,0x5e] 886 ; CHECK: fcvtps d0, d0 ; encoding: [0x00,0xa8,0xe1,0x5e]
|
D | neon-diagnostics.s | 5901 fcvtps v0.16b, v31.16b 5902 fcvtps v2.8h, v4.8h 5903 fcvtps v1.8b, v9.8b 5904 fcvtps v13.4h, v21.4h 7267 fcvtps s0, d0 7268 fcvtps d0, s0 define
|
D | basic-a64-instructions.s | 2077 fcvtps wzr, s9 2078 fcvtps x12, s20 2131 fcvtps wzr, d9 2132 fcvtps x12, d20
|
/external/llvm/test/CodeGen/AArch64/ |
D | arm64-cvt.ll | 248 ;CHECK: fcvtps w0, s0 250 %tmp3 = call i32 @llvm.aarch64.neon.fcvtps.i32.f32(float %A) 256 ;CHECK: fcvtps x0, s0 258 %tmp3 = call i64 @llvm.aarch64.neon.fcvtps.i64.f32(float %A) 264 ;CHECK: fcvtps w0, d0 266 %tmp3 = call i32 @llvm.aarch64.neon.fcvtps.i32.f64(double %A) 272 ;CHECK: fcvtps x0, d0 274 %tmp3 = call i64 @llvm.aarch64.neon.fcvtps.i64.f64(double %A) 278 declare i32 @llvm.aarch64.neon.fcvtps.i32.f32(float) nounwind readnone 279 declare i64 @llvm.aarch64.neon.fcvtps.i64.f32(float) nounwind readnone [all …]
|
D | round-conv.ll | 84 ; CHECK: fcvtps w0, s0 94 ; CHECK: fcvtps x0, s0 104 ; CHECK: fcvtps w0, d0 114 ; CHECK: fcvtps x0, d0
|
D | arm64-vcvt.ll | 130 ;CHECK: fcvtps.2s v0, v0 132 %tmp3 = call <2 x i32> @llvm.aarch64.neon.fcvtps.v2i32.v2f32(<2 x float> %A) 139 ;CHECK: fcvtps.4s v0, v0 141 %tmp3 = call <4 x i32> @llvm.aarch64.neon.fcvtps.v4i32.v4f32(<4 x float> %A) 148 ;CHECK: fcvtps.2d v0, v0 150 %tmp3 = call <2 x i64> @llvm.aarch64.neon.fcvtps.v2i64.v2f64(<2 x double> %A) 154 declare <2 x i32> @llvm.aarch64.neon.fcvtps.v2i32.v2f32(<2 x float>) nounwind readnone 155 declare <4 x i32> @llvm.aarch64.neon.fcvtps.v4i32.v4f32(<4 x float>) nounwind readnone 156 declare <2 x i64> @llvm.aarch64.neon.fcvtps.v2i64.v2f64(<2 x double>) nounwind readnone
|
/external/vixl/test/aarch64/ |
D | test-trace-aarch64.cc | 482 __ fcvtps(d11, d22); in GenerateTestSequenceFP() local 483 __ fcvtps(s29, s20); in GenerateTestSequenceFP() local 484 __ fcvtps(w15, d25); in GenerateTestSequenceFP() local 485 __ fcvtps(w16, s7); in GenerateTestSequenceFP() local 486 __ fcvtps(x13, d20); in GenerateTestSequenceFP() local 487 __ fcvtps(x3, s23); in GenerateTestSequenceFP() local 2589 __ fcvtps(v23.V2D(), v5.V2D()); in GenerateTestSequenceNEONFP() local 2590 __ fcvtps(v24.V2S(), v15.V2S()); in GenerateTestSequenceNEONFP() local 2591 __ fcvtps(v5.V4S(), v19.V4S()); in GenerateTestSequenceNEONFP() local
|
D | test-simulator-aarch64.cc | 4328 DEFINE_TEST_NEON_2SAME_FP(fcvtps, Conversions) in DEFINE_TEST_NEON_2DIFF_FP_SCALAR_SD() 4379 DEFINE_TEST_NEON_2SAME_FP_SCALAR(fcvtps, Conversions) in DEFINE_TEST_NEON_2DIFF_FP_SCALAR_SD()
|
D | test-disasm-aarch64.cc | 2728 COMPARE(fcvtps(x28, d29), "fcvtps x28, d29"); in TEST() 2729 COMPARE(fcvtps(w30, d31), "fcvtps w30, d31"); in TEST() 2732 COMPARE(fcvtps(x4, s5), "fcvtps x4, s5"); in TEST() 2733 COMPARE(fcvtps(w6, s7), "fcvtps w6, s7"); in TEST()
|
/external/vixl/test/test-trace-reference/ |
D | log-disasm | 405 0x~~~~~~~~~~~~~~~~ 5ee1aacb fcvtps d11, d22 406 0x~~~~~~~~~~~~~~~~ 5ea1aa9d fcvtps s29, s20 407 0x~~~~~~~~~~~~~~~~ 1e68032f fcvtps w15, d25 408 0x~~~~~~~~~~~~~~~~ 1e2800f0 fcvtps w16, s7 409 0x~~~~~~~~~~~~~~~~ 9e68028d fcvtps x13, d20 410 0x~~~~~~~~~~~~~~~~ 9e2802e3 fcvtps x3, s23 2237 0x~~~~~~~~~~~~~~~~ 4ee1a8b7 fcvtps v23.2d, v5.2d 2238 0x~~~~~~~~~~~~~~~~ 0ea1a9f8 fcvtps v24.2s, v15.2s 2239 0x~~~~~~~~~~~~~~~~ 4ea1aa65 fcvtps v5.4s, v19.4s
|
D | log-disasm-colour | 405 0x~~~~~~~~~~~~~~~~ 5ee1aacb fcvtps d11, d22 406 0x~~~~~~~~~~~~~~~~ 5ea1aa9d fcvtps s29, s20 407 0x~~~~~~~~~~~~~~~~ 1e68032f fcvtps w15, d25 408 0x~~~~~~~~~~~~~~~~ 1e2800f0 fcvtps w16, s7 409 0x~~~~~~~~~~~~~~~~ 9e68028d fcvtps x13, d20 410 0x~~~~~~~~~~~~~~~~ 9e2802e3 fcvtps x3, s23 2237 0x~~~~~~~~~~~~~~~~ 4ee1a8b7 fcvtps v23.2d, v5.2d 2238 0x~~~~~~~~~~~~~~~~ 0ea1a9f8 fcvtps v24.2s, v15.2s 2239 0x~~~~~~~~~~~~~~~~ 4ea1aa65 fcvtps v5.4s, v19.4s
|
D | log-all | 946 0x~~~~~~~~~~~~~~~~ 5ee1aacb fcvtps d11, d22 948 0x~~~~~~~~~~~~~~~~ 5ea1aa9d fcvtps s29, s20 950 0x~~~~~~~~~~~~~~~~ 1e68032f fcvtps w15, d25 952 0x~~~~~~~~~~~~~~~~ 1e2800f0 fcvtps w16, s7 954 0x~~~~~~~~~~~~~~~~ 9e68028d fcvtps x13, d20 956 0x~~~~~~~~~~~~~~~~ 9e2802e3 fcvtps x3, s23 5777 0x~~~~~~~~~~~~~~~~ 4ee1a8b7 fcvtps v23.2d, v5.2d 5779 0x~~~~~~~~~~~~~~~~ 0ea1a9f8 fcvtps v24.2s, v15.2s 5781 0x~~~~~~~~~~~~~~~~ 4ea1aa65 fcvtps v5.4s, v19.4s
|
/external/llvm/test/MC/Disassembler/AArch64/ |
D | basic-a64-instructions.txt | 1701 # FP16: fcvtps wzr, h9 1702 # FP16: fcvtps x12, h20 1755 # CHECK: fcvtps wzr, s9 1756 # CHECK: fcvtps x12, s20 1809 # CHECK: fcvtps wzr, d9 1810 # CHECK: fcvtps x12, d20
|
D | neon-instructions.txt | 2600 # CHECK: fcvtps s22, s13 2601 # CHECK: fcvtps d21, d14
|
D | arm64-advsimd.txt | 476 # CHECK: fcvtps.2s v0, v0
|
/external/vixl/src/aarch64/ |
D | assembler-aarch64.h | 1492 void fcvtps(const Register& rd, const VRegister& vn); 1498 void fcvtps(const VRegister& vd, const VRegister& vn);
|
D | macro-assembler-aarch64.h | 1262 fcvtps(rd, vn); in Fcvtps() 2276 V(fcvtps, Fcvtps) \
|
D | assembler-aarch64.cc | 2352 V(fcvtps, NEON_FCVTPS, FCVTPS) \
|
/external/vixl/doc/aarch64/ |
D | supported-instructions-aarch64.md | 2004 void fcvtps(const Register& rd, const VRegister& vn) 2011 void fcvtps(const VRegister& vd, const VRegister& vn)
|
/external/valgrind/none/tests/arm64/ |
D | fp_and_simd.stdout.exp | 26747 fcvtps d10, d21 12b5ac7cebf0223aec026528f9bc9e80 1cf114e102e4bd3376c767248e4526f2 0000000000000… 26749 fcvtps s10, s21 125db279db409294f44d8a9c379a9670 24320f44de253f6500cdead09216f96c 0000000000000… 26751 fcvtps v10.2d, v21.2d 9f5a2abd80ab5cbc5afc70e7faa338c0 19a6dbd0d062794548168f357cf3d626 0000000… 26753 fcvtps v10.4s, v21.4s baaa1348db327fb51e0e180943d8836f fb4f7982d79a6ed64da255504cdbbd1e 8000000… 26755 fcvtps v10.2s, v21.2s 624d6e1cebd5fc7d3f8381041239787d cb2ae85cf4ce1c1510723c2301cfad57 0000000… 26757 fcvtps w21, s10 98443b36b193d214bd5cacd566c416eb 893a295e27fe8305908645ae9ccea6ce 98443b36b193d… 26759 fcvtps x21, s10 5b8e79982d6c027b9999997f3f7c5eb8 347c3b876f29a4a3cedd70f01cd9a986 5b8e79982d6c0… 26761 fcvtps w21, d10 ac2c28425d628bb1d33947ff9e5e4fe5 cdf21fd8cc4f7ff2c977bcea82efb57d ac2c28425d628… 26763 fcvtps x21, d10 8b1d493344726eb76a3cb658836dea71 539cd4503f7113ef82552a9bcd11cbb3 8b1d493344726…
|
/external/llvm/lib/Target/AArch64/ |
D | AArch64InstrInfo.td | 2499 defm FCVTPS : FPToIntegerUnscaled<0b01, 0b000, "fcvtps", int_aarch64_neon_fcvtps>; 2815 defm FCVTPS : SIMDTwoVectorFPToInt<0,1,0b11010, "fcvtps",int_aarch64_neon_fcvtps>; 3356 defm FCVTPS : SIMDFPTwoScalar< 0, 1, 0b11010, "fcvtps">;
|