Home
last modified time | relevance | path

Searched refs:getMinimalPhysRegClass (Results 1 – 25 of 38) sorted by relevance

12

/external/swiftshader/third_party/LLVM/lib/CodeGen/
DPrologEpilogInserter.cpp253 const TargetRegisterClass *RC = RegInfo->getMinimalPhysRegClass(Reg); in calculateCalleeSavedRegisters()
321 const TargetRegisterClass *RC = TRI->getMinimalPhysRegClass(Reg); in insertCSRSpillsAndRestores()
348 const TargetRegisterClass *RC = TRI->getMinimalPhysRegClass(Reg); in insertCSRSpillsAndRestores()
396 const TargetRegisterClass *RC = TRI->getMinimalPhysRegClass(Reg); in insertCSRSpillsAndRestores()
447 const TargetRegisterClass *RC = TRI->getMinimalPhysRegClass(Reg); in insertCSRSpillsAndRestores()
/external/llvm/lib/Target/WebAssembly/
DWebAssemblyReplacePhysRegs.cpp83 const TargetRegisterClass *RC = TRI.getMinimalPhysRegClass(PReg); in runOnMachineFunction()
DWebAssemblyInstrInfo.cpp61 : MRI.getTargetRegisterInfo()->getMinimalPhysRegClass(DestReg); in copyPhysReg()
/external/llvm/lib/Target/Hexagon/
DRDFCopy.cpp47 if (TRI.getMinimalPhysRegClass(DstR.Reg) != in interpretAsCopy()
48 TRI.getMinimalPhysRegClass(SrcR.Reg)) in interpretAsCopy()
DHexagonVLIWPacketizer.cpp279 const TargetRegisterClass* RC = HRI->getMinimalPhysRegClass(DepReg); in isCallDependent()
594 predRegClass = HRI->getMinimalPhysRegClass(predRegNumSrc); in canPromoteToNewValueStore()
606 predRegClass = HRI->getMinimalPhysRegClass(predRegNumDst); in canPromoteToNewValueStore()
1248 RC = HRI->getMinimalPhysRegClass(DepReg); in isLegalToPacketizeTogether()
DHexagonFrameLowering.cpp1091 const TargetRegisterClass *RC = HRI.getMinimalPhysRegClass(Reg); in insertCSRSpillsInBlock()
1144 const TargetRegisterClass *RC = HRI.getMinimalPhysRegClass(Reg); in insertCSRRestoresInBlock()
1323 const TargetRegisterClass *RC = TRI->getMinimalPhysRegClass(S->Reg); in assignCalleeSavedSpillSlots()
1335 const TargetRegisterClass *RC = TRI->getMinimalPhysRegClass(R); in assignCalleeSavedSpillSlots()
1896 return HRI.getMinimalPhysRegClass(R.Reg); in optimizeSpillSlots()
/external/llvm/lib/Target/Mips/
DMipsFrameLowering.cpp122 unsigned Size = TRI.getMinimalPhysRegClass(*R)->getSize(); in estimateStackSize()
DMipsSEFrameLowering.cpp243 unsigned VRegSize = RegInfo.getMinimalPhysRegClass(Dst)->getSize() / 2; in expandCopyACC()
812 const TargetRegisterClass *RC = TRI->getMinimalPhysRegClass(Reg); in spillCalleeSavedRegisters()
/external/swiftshader/third_party/LLVM/lib/Target/
DTargetRegisterInfo.cpp55 TargetRegisterInfo::getMinimalPhysRegClass(unsigned reg, EVT VT) const { in getMinimalPhysRegClass() function in TargetRegisterInfo
/external/swiftshader/third_party/LLVM/lib/Target/XCore/
DXCoreFrameLowering.cpp296 const TargetRegisterClass *RC = TRI->getMinimalPhysRegClass(Reg); in spillCalleeSavedRegisters()
322 const TargetRegisterClass *RC = TRI->getMinimalPhysRegClass(Reg); in restoreCalleeSavedRegisters()
/external/llvm/lib/CodeGen/
DStackMaps.cpp139 const TargetRegisterClass *RC = TRI->getMinimalPhysRegClass(MOI->getReg()); in parseOperand()
233 unsigned Size = TRI->getMinimalPhysRegClass(Reg)->getSize(); in createLiveOutReg()
DPrologEpilogInserter.cpp358 const TargetRegisterClass *RC = RegInfo->getMinimalPhysRegClass(Reg); in assignCalleeSavedSpillSlots()
484 const TargetRegisterClass *RC = TRI->getMinimalPhysRegClass(Reg); in insertCSRSpillsAndRestores()
513 const TargetRegisterClass *RC = TRI->getMinimalPhysRegClass(Reg); in insertCSRSpillsAndRestores()
DTargetRegisterInfo.cpp128 TargetRegisterInfo::getMinimalPhysRegClass(unsigned reg, MVT VT) const { in getMinimalPhysRegClass() function in TargetRegisterInfo
/external/llvm/lib/CodeGen/GlobalISel/
DRegisterBankInfo.cpp172 return &getRegBankFromRegClass(*TRI.getMinimalPhysRegClass(Reg)); in getRegBank()
370 RC = TRI.getMinimalPhysRegClass(Reg); in getSizeInBits()
/external/llvm/lib/CodeGen/AsmPrinter/
DDwarfExpression.cpp133 unsigned RegSize = TRI.getMinimalPhysRegClass(MachineReg)->getSize() * 8; in AddMachineRegPiece()
/external/llvm/lib/Target/XCore/
DXCoreFrameLowering.cpp439 const TargetRegisterClass *RC = TRI->getMinimalPhysRegClass(Reg); in spillCalleeSavedRegisters()
467 const TargetRegisterClass *RC = TRI->getMinimalPhysRegClass(Reg); in restoreCalleeSavedRegisters()
/external/swiftshader/third_party/LLVM/include/llvm/Target/
DTargetRegisterInfo.h302 getMinimalPhysRegClass(unsigned Reg, EVT VT = MVT::Other) const;
/external/llvm/include/llvm/Target/
DTargetRegisterInfo.h344 getMinimalPhysRegClass(unsigned Reg, MVT VT = MVT::Other) const;
/external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/
DScheduleDAGFast.cpp571 TRI->getMinimalPhysRegClass(Reg, VT); in ListScheduleBottomUp()
DScheduleDAGSDNodes.cpp120 TRI->getMinimalPhysRegClass(Reg, Def->getValueType(ResNo)); in CheckForPhysRegDependency()
/external/swiftshader/third_party/LLVM/lib/Target/X86/
DX86FrameLowering.cpp1196 const TargetRegisterClass *RC = TRI->getMinimalPhysRegClass(Reg); in spillCalleeSavedRegisters()
1222 const TargetRegisterClass *RC = TRI->getMinimalPhysRegClass(Reg); in restoreCalleeSavedRegisters()
/external/llvm/lib/CodeGen/SelectionDAG/
DScheduleDAGFast.cpp582 TRI->getMinimalPhysRegClass(Reg, VT); in ListScheduleBottomUp()
DScheduleDAGSDNodes.cpp134 TRI->getMinimalPhysRegClass(Reg, Def->getSimpleValueType(ResNo)); in CheckForPhysRegDependency()
/external/llvm/lib/Target/X86/
DX86FrameLowering.cpp1873 const TargetRegisterClass *RC = TRI->getMinimalPhysRegClass(Reg); in assignCalleeSavedSpillSlots()
1941 const TargetRegisterClass *RC = TRI->getMinimalPhysRegClass(Reg); in spillCalleeSavedRegisters()
1985 const TargetRegisterClass *RC = TRI->getMinimalPhysRegClass(Reg); in restoreCalleeSavedRegisters()
/external/llvm/lib/Target/PowerPC/
DPPCFrameLowering.cpp1770 const TargetRegisterClass *RC = TRI->getMinimalPhysRegClass(Reg); in spillCalleeSavedRegisters()
1915 const TargetRegisterClass *RC = TRI->getMinimalPhysRegClass(Reg); in restoreCalleeSavedRegisters()

12