Home
last modified time | relevance | path

Searched refs:getTargetInsertSubreg (Results 1 – 9 of 9) sorted by relevance

/external/llvm/lib/Target/Sparc/
DSparcISelLowering.cpp2727 DstReg64 = DAG.getTargetInsertSubreg(SP::sub_even, dl, MVT::f64, in LowerF64Op()
2729 DstReg64 = DAG.getTargetInsertSubreg(SP::sub_odd, dl, MVT::f64, in LowerF64Op()
2899 DstReg128 = DAG.getTargetInsertSubreg(SP::sub_even64, dl, MVT::f128, in LowerFNEGorFABS()
2901 DstReg128 = DAG.getTargetInsertSubreg(SP::sub_odd64, dl, MVT::f128, in LowerFNEGorFABS()
/external/swiftshader/third_party/LLVM/include/llvm/CodeGen/
DSelectionDAG.h799 SDValue getTargetInsertSubreg(int SRIdx, DebugLoc DL, EVT VT,
/external/llvm/lib/Target/SystemZ/
DSystemZISelDAGToDAG.cpp914 return CurDAG->getTargetInsertSubreg(SystemZ::subreg_l32, in convertTo()
DSystemZISelLowering.cpp2772 In64 = DAG.getTargetInsertSubreg(SystemZ::subreg_h32, DL, in lowerBITCAST()
2785 SDValue In64 = DAG.getTargetInsertSubreg(SystemZ::subreg_r32, DL, in lowerBITCAST()
3083 return DAG.getTargetInsertSubreg(SystemZ::subreg_l32, DL, in lowerOR()
/external/llvm/include/llvm/CodeGen/
DSelectionDAG.h1091 SDValue getTargetInsertSubreg(int SRIdx, const SDLoc &DL, EVT VT,
/external/llvm/lib/Target/AArch64/
DAArch64ISelLowering.cpp3767 VecVal1 = DAG.getTargetInsertSubreg(AArch64::ssub, DL, VecVT, in LowerFCOPYSIGN()
3769 VecVal2 = DAG.getTargetInsertSubreg(AArch64::ssub, DL, VecVT, in LowerFCOPYSIGN()
3785 VecVal1 = DAG.getTargetInsertSubreg(AArch64::dsub, DL, VecVT, in LowerFCOPYSIGN()
3787 VecVal2 = DAG.getTargetInsertSubreg(AArch64::dsub, DL, VecVT, in LowerFCOPYSIGN()
DAArch64ISelDAGToDAG.cpp1242 return DAG.getTargetInsertSubreg(AArch64::dsub, DL, WideTy, Undef, V64Reg); in operator ()()
/external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/
DSelectionDAG.cpp5173 SelectionDAG::getTargetInsertSubreg(int SRIdx, DebugLoc DL, EVT VT, in getTargetInsertSubreg() function in SelectionDAG
/external/llvm/lib/CodeGen/SelectionDAG/
DSelectionDAG.cpp6185 SDValue SelectionDAG::getTargetInsertSubreg(int SRIdx, const SDLoc &DL, EVT VT, in getTargetInsertSubreg() function in SelectionDAG