Home
last modified time | relevance | path

Searched refs:imul (Results 1 – 25 of 100) sorted by relevance

1234

/external/llvm/test/MC/ELF/
Drelax-arith2.s15 .section imul,"x"
16 imul $-128, %bx, %bx
17 imul $127, bar, %bx
18 imul $0, %ebx, %ebx
19 imul $1, bar, %ebx
20 imul $-1, %rbx, %rbx
21 imul $42, bar, %rbx
Drelax-arith.s15 .section imul,"x"
16 imul $foo, %bx, %bx
17 imul $foo, bar, %bx
18 imul $foo, %ebx, %ebx
19 imul $foo, bar, %ebx
20 imul $foo, %rbx, %rbx
21 imul $foo, bar, %rbx
Drelax-arith3.s12 .section imul,"x"
13 imul $foo, bar(%rip), %bx
14 imul $foo, bar(%rip), %ebx
15 imul $foo, bar(%rip), %rbx
/external/swiftshader/third_party/LLVM/test/MC/ELF/
Drelax-arith.s9 .section imul
10 imul $foo, %bx, %bx
11 imul $foo, bar, %bx
12 imul $foo, %ebx, %ebx
13 imul $foo, bar, %ebx
14 imul $foo, %rbx, %rbx
15 imul $foo, bar, %rbx
/external/mesa3d/src/gallium/drivers/nouveau/codegen/lib/
Dgm107.asm21 imul u32 u32 $r3 $r1 $r2
24 imul u32 u32 $r3 $r1 $r2
27 imul u32 u32 $r3 $r1 $r2
29 imul u32 u32 $r3 $r1 $r2
32 imul u32 u32 $r3 $r1 $r2
36 imul u32 u32 hi $r0 $r0 $r2
71 imul u32 u32 $r3 $r1 $r2
73 imul u32 u32 $r3 $r1 $r2
76 imul u32 u32 $r3 $r1 $r2
79 imul u32 u32 $r3 $r1 $r2
[all …]
/external/swiftshader/third_party/subzero/tests_lit/assembler/x86/
Dimmediate_encodings.ll170 ; imul has some shorter 8-bit immediate encodings.
182 ; CHECK: 66 6b c0 63 imul ax,ax
194 ; CHECK: 66 6b c0 91 imul ax,ax
206 ; CHECK: 66 69 c0 01 04 imul ax,ax
218 ; CHECK: 66 69 c0 01 ff imul ax,ax,0xff01
227 ; CHECK: 6b c0 63 imul eax,eax
235 ; CHECK: 6b c0 91 imul eax,eax
243 ; CHECK: 69 c0 01 04 00 00 imul eax,eax
251 ; CHECK: 69 c0 01 ff ff ff imul eax,eax,0xffffff01
260 ; CHECK: 69 c8 e8 00 00 00 imul ecx,eax,0xe8
[all …]
/external/boringssl/win-x86_64/crypto/fipsmodule/
Drsaz-avx2.asm336 imul eax,ecx
341 imul rax,QWORD[((-128))+r13]
345 imul rax,QWORD[((8-128))+r13]
349 imul rax,QWORD[((16-128))+r13]
352 imul rdx,QWORD[((24-128))+r13]
356 imul eax,ecx
369 imul rax,QWORD[((-128))+r13]
374 imul rax,QWORD[((8-128))+r13]
381 imul rax,QWORD[((16-128))+r13]
390 imul eax,ecx
[all …]
/external/swiftshader/third_party/subzero/tests_lit/llvm2ice_tests/
Dvector-arith.ll211 ; CHECK: imul
212 ; CHECK: imul
213 ; CHECK: imul
214 ; CHECK: imul
215 ; CHECK: imul
216 ; CHECK: imul
217 ; CHECK: imul
218 ; CHECK: imul
219 ; CHECK: imul
220 ; CHECK: imul
[all …]
Dsquare.ll46 ; CHECK: imul [[REG:e..]],[[REG]]
59 ; CHECK: imul [[REG:..]],[[REG]]
74 ; CHECK: imul al
Dcommutativity.ll56 ; CHECK-NEXT: imul {{e..}},{{e..}}
57 ; CHECK-NEXT: imul {{e..}},{{e..}}
72 ; CHECK-NEXT: imul {{e..}},{{e..}}
73 ; CHECK-NEXT: imul {{e..}},{{e..}}
Dstrength-reduce.ll53 ; CHECK: imul
71 ; CHECK: imul
/external/aac/libFDK/include/x86/
Dfixmul_x86.h114 imul b in fixmul_DD()
127 imul b in fixmuldiv2_DD()
/external/python/cpython2/Lib/test/
Dtest_list.py58 def imul(a, b): a *= b function
60 self.assertRaises((MemoryError, OverflowError), imul, lst, n)
/external/swiftshader/third_party/LLVM/lib/Target/X86/
DX86InstrArithmetic.td96 def IMUL8r : I<0xF6, MRM5r, (outs), (ins GR8:$src), "imul{b}\t$src", []>;
99 def IMUL16r : I<0xF7, MRM5r, (outs), (ins GR16:$src), "imul{w}\t$src", []>,
102 def IMUL32r : I<0xF7, MRM5r, (outs), (ins GR32:$src), "imul{l}\t$src", []>;
105 def IMUL64r : RI<0xF7, MRM5r, (outs), (ins GR64:$src), "imul{q}\t$src", []>;
111 "imul{b}\t$src", []>; // AL,AH = AL*[mem8]
114 "imul{w}\t$src", []>, OpSize; // AX,DX = AX*[mem16]
117 "imul{l}\t$src", []>; // EAX,EDX = EAX*[mem32]
120 "imul{q}\t$src", []>; // RAX,RDX = RAX*[mem64]
131 "imul{w}\t{$src2, $dst|$dst, $src2}",
135 "imul{l}\t{$src2, $dst|$dst, $src2}",
[all …]
/external/llvm/test/MC/X86/
Dx86_64-signed-reloc.s13 imul $foo, %rax // CHECK-NEXT: R_X86_64_32S label
Dintel-syntax.s703 imul bx, 123 label
704 imul ebx, 123 label
705 imul rbx, 123 label
/external/llvm/test/CodeGen/X86/
Dimul-lea-2.ll3 ; CHECK-NOT: imul
/external/llvm/lib/Target/X86/
DX86InstrArithmetic.td113 def IMUL8r : I<0xF6, MRM5r, (outs), (ins GR8:$src), "imul{b}\t$src", [],
117 def IMUL16r : I<0xF7, MRM5r, (outs), (ins GR16:$src), "imul{w}\t$src", [],
121 def IMUL32r : I<0xF7, MRM5r, (outs), (ins GR32:$src), "imul{l}\t$src", [],
125 def IMUL64r : RI<0xF7, MRM5r, (outs), (ins GR64:$src), "imul{q}\t$src", [],
132 "imul{b}\t$src", [], IIC_IMUL8>, SchedLoadReg<WriteIMulLd>;
136 "imul{w}\t$src", [], IIC_IMUL16_MEM>, OpSize16,
141 "imul{l}\t$src", [], IIC_IMUL32_MEM>, OpSize32,
146 "imul{q}\t$src", [], IIC_IMUL64>, SchedLoadReg<WriteIMulLd>;
158 "imul{w}\t{$src2, $dst|$dst, $src2}",
163 "imul{l}\t{$src2, $dst|$dst, $src2}",
[all …]
/external/swiftshader/third_party/LLVM/test/CodeGen/X86/
Dimul-lea-2.ll3 ; RUN: llc < %s -march=x86-64 | not grep imul
Dmemset-2.ll37 ; CHECK-NOT: imul
/external/boringssl/src/crypto/fipsmodule/bn/asm/
Dx86-mont.pl339 &imul ($word,&DWP($frame,"esp")); # n0*tp[0]
376 &imul ($word,&DWP($frame,"esp")); # n0*tp[0]
465 &imul ($word,&DWP($frame,"esp")); # n0*tp[0]
564 &imul ($word,&DWP($frame,"esp")); # n0*tp[0]
/external/v8/src/x87/
Dassembler-x87.h710 void imul(Register src); // edx:eax = eax * src.
711 void imul(Register dst, Register src) { imul(dst, Operand(src)); } in imul() function
712 void imul(Register dst, const Operand& src); // dst = dst * src.
713 void imul(Register dst, Register src, int32_t imm32); // dst = src * imm32.
714 void imul(Register dst, const Operand& src, int32_t imm32);
/external/boringssl/win-x86/crypto/fipsmodule/
Dx86-mont.asm222 imul edi,DWORD [32+esp]
255 imul edi,DWORD [32+esp]
337 imul edi,DWORD [32+esp]
429 imul edi,DWORD [32+esp]
/external/swiftshader/third_party/subzero/src/
DIceAssemblerX86Base.h637 void imul(Type Ty, GPRRegister dst, GPRRegister src);
638 void imul(Type Ty, GPRRegister reg, const Immediate &imm);
639 void imul(Type Ty, GPRRegister reg, const Address &address);
641 void imul(Type Ty, GPRRegister reg);
642 void imul(Type Ty, const Address &address);
644 void imul(Type Ty, GPRRegister dst, GPRRegister src, const Immediate &imm);
645 void imul(Type Ty, GPRRegister dst, const Address &address,
/external/libjpeg-turbo/simd/
Djcsample-sse2-64.asm52 shl rcx,3 ; imul rcx,DCTSIZE (rcx = output_cols)
196 shl rcx,3 ; imul rcx,DCTSIZE (rcx = output_cols)

1234