Searched refs:isShiftedMask (Results 1 – 7 of 7) sorted by relevance
/external/swiftshader/third_party/LLVM/include/llvm/ADT/ |
D | APInt.h | 1592 inline bool isShiftedMask(unsigned numBits, const APInt& APIVal) { in isShiftedMask() function
|
/external/llvm/include/llvm/ADT/ |
D | APInt.h | 1799 inline bool isShiftedMask(unsigned numBits, const APInt &APIVal) { in isShiftedMask() function
|
/external/llvm/lib/Target/AArch64/ |
D | AArch64ISelDAGToDAG.cpp | 2038 static bool isShiftedMask(uint64_t Mask, EVT VT) { in isShiftedMask() function 2083 if (!isShiftedMask(KnownZero.getZExtValue(), VT)) in tryBitfieldInsertOpFromOrAndImm() 2258 (isShiftedMask(Mask0Imm, VT) || isShiftedMask(Mask1Imm, VT))) { in tryBitfieldInsertOpFromOr() 2263 if (isShiftedMask(Mask0Imm, VT)) { in tryBitfieldInsertOpFromOr()
|
/external/swiftshader/third_party/llvm-subzero/include/llvm/ADT/ |
D | APInt.h | 1826 inline bool isShiftedMask(unsigned numBits, const APInt &APIVal) { in isShiftedMask() function
|
/external/llvm/lib/Target/Mips/ |
D | MipsISelLowering.cpp | 65 static bool isShiftedMask(uint64_t I, uint64_t &Pos, uint64_t &Size) { in isShiftedMask() function 708 !isShiftedMask(CN->getZExtValue(), SMPos, SMSize)) in performANDCombine() 743 !isShiftedMask(~CN->getSExtValue(), SMPos0, SMSize0)) in performORCombine() 751 !isShiftedMask(CN->getZExtValue(), SMPos1, SMSize1)) in performORCombine()
|
/external/swiftshader/third_party/LLVM/lib/Transforms/InstCombine/ |
D | InstCombineAndOrXor.cpp | 388 if (!APIntOps::isShiftedMask(BitWidth, V)) return false; in isRunOfOnes()
|
/external/llvm/lib/Transforms/InstCombine/ |
D | InstCombineAndOrXor.cpp | 340 if (!APIntOps::isShiftedMask(BitWidth, V)) return false; in isRunOfOnes()
|