Searched refs:load0 (Results 1 – 11 of 11) sorted by relevance
/external/llvm/test/CodeGen/AMDGPU/ |
D | vselect.ll | 15 %load0 = load <2 x i32>, <2 x i32> addrspace(1)* %in0 17 %cmp = icmp sgt <2 x i32> %load0, %load1 18 %result = select <2 x i1> %cmp, <2 x i32> %val, <2 x i32> %load0 57 %load0 = load <4 x i32>, <4 x i32> addrspace(1)* %in0 59 %cmp = icmp sgt <4 x i32> %load0, %load1 60 %result = select <4 x i1> %cmp, <4 x i32> %val, <4 x i32> %load0
|
D | schedule-global-loads.ll | 15 %load0 = load i32, i32 addrspace(1)* %ptr, align 4 18 store i32 %load0, i32 addrspace(1)* %out0, align 4
|
/external/llvm/test/Instrumentation/DataFlowSanitizer/ |
D | load.ll | 6 define {} @load0({}* %p) { 7 ; COMBINE_PTR_LABEL: @"dfs$load0" 11 ; NO_COMBINE_PTR_LABEL: @"dfs$load0"
|
/external/llvm/lib/Target/Hexagon/MCTargetDesc/ |
D | HexagonShuffler.cpp | 177 unsigned memory = 0, loads = 0, load0 = 0, stores = 0, store0 = 0, store1 = 0; in check() local 232 ++load0; in check() 268 if ((load0 > 1 || store0 > 1 || CVIloads > 1 || CVIstores > 1) || in check()
|
/external/bart/docs/notebooks/thermal/ |
D | Thermal.ipynb | 174 "result = t.getStatement(\"((IN:load0 + IN:load1 + IN:load2 + IN:load3) == 0) \\\n", 182 "result = t.getStatement(\"((IN:load0 + IN:load1 + IN:load2 + IN:load3) == 0) \\\n",
|
/external/llvm/test/Transforms/EarlyCSE/ |
D | basic.ll | 197 %load0 = load i32, i32* %P1 200 %sel = select i1 %B, i32 %load0, i32 %load1
|
D | atomics.ll | 5 %load0 = load i32, i32* %P1 8 %sel = select i1 %B, i32 %load0, i32 %load1
|
/external/llvm/test/CodeGen/AArch64/ |
D | f16-convert.ll | 3 define float @load0(i16* nocapture readonly %a) nounwind { 4 ; CHECK-LABEL: load0:
|
D | arm64-indexed-vector-ldst.ll | 6228 %load0 = load i32, i32* %ptr0, align 4 6230 %vec0_0 = insertelement <2 x i32> undef, i32 %load0, i32 0
|
/external/llvm/test/Transforms/GVN/ |
D | atomic.ll | 114 %load0 = load i32, i32* %P1 117 %sel = select i1 %B, i32 %load0, i32 %load1
|
/external/trappy/doc/ |
D | FTrace class.ipynb | 844 " <th>load0</th>\n", 952 " freq load0 load1 load2 load3 static_power \n", 993 " <th>load0</th>\n", 1942 " load0 load1 load2 load3 static_power \n",
|