Home
last modified time | relevance | path

Searched refs:rrx (Results 1 – 25 of 41) sorted by relevance

12

/external/llvm/test/MC/ARM/
Darm-shift-encoding.s10 ldr r0, [r0, r0, rrx]
20 @ CHECK: ldr r0, [r0, r0, rrx] @ encoding: [0x60,0x00,0x90,0xe7]
30 pld [r0, r0, rrx]
40 @ CHECK: [r0, r0, rrx] @ encoding: [0x60,0xf0,0xd0,0xf7]
50 str r0, [r0, r0, rrx]
60 @ CHECK: str r0, [r0, r0, rrx] @ encoding: [0x60,0x00,0x80,0xe7]
68 ldr r0, [r1], r2, rrx
73 @ CHECK: ldr r0, [r1], r2, rrx @ encoding: [0x62,0x00,0x91,0xe6]
88 adc r7, r2, r12, rrx
98 @ CHECK: adc r7, r2, r12, rrx @ encoding: [0x6c,0x70,0xa2,0xe0]
[all …]
Dthumb-shift-encoding.s14 sbc.w r7, r2, r12, rrx
24 @ CHECK: sbc.w r7, r2, r12, rrx @ encoding: [0x62,0xeb,0x3c,0x07]
34 and.w r7, r2, r12, rrx
44 @ CHECK: and.w r7, r2, r12, rrx @ encoding: [0x02,0xea,0x3c,0x07]
Dbasic-arm-instructions.s86 adc r4, r5, r6, rrx
100 adc r4, r5, rrx
105 adc r4, r5, rrx
124 @ CHECK: adc r4, r5, r6, rrx @ encoding: [0x66,0x40,0xa5,0xe0]
137 @ CHECK: adc r4, r4, r5, rrx @ encoding: [0x65,0x40,0xa4,0xe0]
142 @ CHECK: adc r4, r4, r5, rrx @ encoding: [0x65,0x40,0xa4,0xe0]
205 add r4, r5, r6, rrx
229 add r4, r5, rrx
261 @ CHECK: add r4, r5, r6, rrx @ encoding: [0x66,0x40,0x85,0xe0]
284 @ CHECK: add r4, r4, r5, rrx @ encoding: [0x65,0x40,0x84,0xe0]
[all …]
Dbasic-thumb2-instructions.s1483 mov r4, r4, rrx
1501 @ CHECK: rrx r4, r4 @ encoding: [0x4f,0xea,0x34,0x04]
1643 mvn r5, r6, rrx
1653 @ CHECK: mvn.w r5, r6, rrx @ encoding: [0x6f,0xea,0x36,0x05]
2020 rrx r1, r2
2026 @ CHECK: rrx r1, r2 @ encoding: [0x4f,0xea,0x32,0x01]
3037 sub.w r5, r2, r12, rrx
3051 @ CHECK: sub.w r5, r2, r12, rrx @ encoding: [0xa2,0xeb,0x3c,0x05]
/external/swiftshader/third_party/LLVM/test/CodeGen/Thumb2/
Dthumb2-lsr3.ll6 ; CHECK: rrx r0, r0
15 ; CHECK: rrx r0, r0
/external/llvm/test/CodeGen/Thumb2/
Dthumb2-lsr3.ll6 ; CHECK: rrx r0, r0
15 ; CHECK: rrx r0, r0
/external/swiftshader/third_party/LLVM/test/MC/ARM/
Dbasic-arm-instructions.s66 adc r4, r5, r6, rrx
80 adc r4, r5, rrx
85 adc r4, r5, rrx
104 @ CHECK: adc r4, r5, r6, rrx @ encoding: [0x66,0x40,0xa5,0xe0]
117 @ CHECK: adc r4, r4, r5, rrx @ encoding: [0x65,0x40,0xa4,0xe0]
122 @ CHECK: adc r4, r4, r5, rrx @ encoding: [0x65,0x40,0xa4,0xe0]
159 add r4, r5, r6, rrx
173 add r4, r5, rrx
186 @ CHECK: add r4, r5, r6, rrx @ encoding: [0x66,0x40,0x85,0xe0]
200 @ CHECK: add r4, r4, r5, rrx @ encoding: [0x65,0x40,0x84,0xe0]
[all …]
Dbasic-thumb2-instructions.s1252 mvn r5, r6, rrx
1262 @ CHECK: mvn.w r5, r6, rrx @ encoding: [0x6f,0xea,0x36,0x05]
1593 rrx r1, r2
1599 @ CHECK: rrx r1, r2 @ encoding: [0x4f,0xea,0x32,0x01]
2552 sub.w r5, r2, r12, rrx
2560 @ CHECK: sub.w r5, r2, r12, rrx @ encoding: [0xa2,0xeb,0x3c,0x05]
/external/llvm/test/CodeGen/ARM/
Dlong_shift.ll7 ; CHECK-LE-NEXT: rrx r2, r2
11 ; CHECK-BE-NEXT: rrx r3, r3
/external/llvm/test/MC/Disassembler/ARM/
Dbasic-arm-instructions.txt60 # CHECK: adc r4, r5, r6, rrx
73 # CHECK: adc r4, r4, r5, rrx
78 # CHECK: adc r4, r4, r5, rrx
133 # CHECK: add r4, r5, r6, rrx
146 # CHECK: add r4, r4, r5, rrx
217 # CHECK: and r10, r1, r6, rrx
230 # CHECK: and r10, r10, r1, rrx
300 # CHECK: bic r10, r1, r6, rrx
313 # CHECK: bic r10, r10, r1, rrx
435 # CHECK: cmn r1, r6, rrx
[all …]
Darm-tests.txt108 # CHECK-NOT: orr r7, r8, r7, rrx #0
109 # CHECK: orr r7, r8, r7, rrx
/external/swiftshader/third_party/LLVM/test/MC/Disassembler/ARM/
Dbasic-arm-instructions.txt54 # CHECK: adc r4, r5, r6, rrx
67 # CHECK: adc r4, r4, r5, rrx
72 # CHECK: adc r4, r4, r5, rrx
125 # CHECK: add r4, r5, r6, rrx
138 # CHECK: add r4, r4, r5, rrx
190 # CHECK: and r10, r1, r6, rrx
203 # CHECK: and r10, r10, r1, rrx
269 # CHECK: bic r10, r1, r6, rrx
282 # CHECK: bic r10, r10, r1, rrx
400 # CHECK: cmn r1, r6, rrx
[all …]
Darm-tests.txt84 # CHECK-NOT: orr r7, r8, r7, rrx #0
85 # CHECK: orr r7, r8, r7, rrx
/external/swiftshader/third_party/LLVM/lib/Target/ARM/MCTargetDesc/
DARMAddressingModes.h32 rrx enumerator
51 case ARM_AM::rrx: return "rrx"; in getShiftOpcStr()
DARMMCCodeEmitter.cpp186 case ARM_AM::rrx: return 3; in getShiftOp()
1165 case ARM_AM::rrx: in getSORegImmOpValue()
1280 case ARM_AM::rrx: // FALLTHROUGH in getT2SORegOpValue()
1285 if (SOpc == ARM_AM::rrx) in getT2SORegOpValue()
/external/swiftshader/third_party/LLVM/test/CodeGen/ARM/
Dlong_shift.ll6 ; CHECK-NEXT: rrx r2, r2
/external/llvm/lib/Target/ARM/MCTargetDesc/
DARMAddressingModes.h33 rrx enumerator
52 case ARM_AM::rrx: return "rrx"; in getShiftOpcStr()
DARMMCCodeEmitter.cpp212 case ARM_AM::rrx: return 3; in getShiftOp()
1394 case ARM_AM::rrx: in getSORegImmOpValue()
1496 case ARM_AM::rrx: // FALLTHROUGH in getT2SORegOpValue()
1501 if (SOpc == ARM_AM::rrx) in getT2SORegOpValue()
/external/swiftshader/third_party/LLVM/lib/Target/ARM/InstPrinter/
DARMInstPrinter.cpp91 if (ARM_AM::getSORegShOp(MO2.getImm()) == ARM_AM::rrx) { in printInst()
251 if (ShOpc == ARM_AM::rrx) in printSORegRegOperand()
268 if (ShOpc == ARM_AM::rrx) in printSORegImmOperand()
832 if (ShOpc != ARM_AM::rrx) in printT2SOOperand()
/external/swiftshader/third_party/subzero/src/
DIceInstARM32.def100 X(RRX, "rrx")
/external/swiftshader/third_party/LLVM/lib/Target/ARM/
DARMCodeEmitter.cpp407 case ARM_AM::rrx: return 3; in getShiftOp()
945 case ARM_AM::rrx: SBits = 0x6; break; in getMachineSoRegOpValue()
962 if (SOpc == ARM_AM::rrx) in getMachineSoRegOpValue()
/external/llvm/lib/Target/ARM/InstPrinter/
DARMInstPrinter.cpp53 if (ShOpc != ARM_AM::rrx) { in printRegImmShift()
116 if (ARM_AM::getSORegShOp(MO2.getImm()) == ARM_AM::rrx) { in printInst()
354 if (ShOpc == ARM_AM::rrx) in printSORegRegOperand()
/external/vixl/test/aarch32/
Dtest-assembler-cond-rd-rn-t32.cc57 M(rrx) \
/external/swiftshader/third_party/LLVM/lib/Target/ARM/AsmParser/
DARMAsmParser.cpp1874 .Case("rrx", ARM_AM::rrx) in tryParseShiftRegister()
1891 if (ShiftTy == ARM_AM::rrx) { in tryParseShiftRegister()
1936 if (ShiftReg && ShiftTy != ARM_AM::rrx) in tryParseShiftRegister()
3293 St = ARM_AM::rrx; in parseMemRegOffsetShift()
3300 if (St != ARM_AM::rrx) { in parseMemRegOffsetShift()
/external/llvm/lib/Target/ARM/AsmParser/
DARMAsmParser.cpp3104 .Case("rrx", ARM_AM::rrx) in tryParseShiftRegister()
3124 if (ShiftTy == ARM_AM::rrx) { in tryParseShiftRegister()
3175 if (ShiftReg && ShiftTy != ARM_AM::rrx) in tryParseShiftRegister()
5042 St = ARM_AM::rrx; in parseMemRegOffsetShift()
5049 if (St != ARM_AM::rrx) { in parseMemRegOffsetShift()
8158 case ARM_AM::rrx: isNarrow = false; newOpc = ARM::t2RRX; break; in processInstruction()
8236 unsigned Shifter = ARM_AM::getSORegOpc(ARM_AM::rrx, 0); in processInstruction()
8586 if (SOpc == ARM_AM::rrx || SOpc == ARM_AM::asr || SOpc == ARM_AM::lsr) in processInstruction()
8610 if (SOpc == ARM_AM::rrx) return false; in processInstruction()

12