Home
last modified time | relevance | path

Searched refs:second_output (Results 1 – 6 of 6) sorted by relevance

/external/v8/src/compiler/mips/
Dcode-generator-mips.cc1004 Register second_output = in AssembleArchInstruction() local
1007 __ ShlPair(i.OutputRegister(0), second_output, i.InputRegister(0), in AssembleArchInstruction()
1011 __ ShlPair(i.OutputRegister(0), second_output, i.InputRegister(0), in AssembleArchInstruction()
1016 Register second_output = in AssembleArchInstruction() local
1019 __ ShrPair(i.OutputRegister(0), second_output, i.InputRegister(0), in AssembleArchInstruction()
1023 __ ShrPair(i.OutputRegister(0), second_output, i.InputRegister(0), in AssembleArchInstruction()
1028 Register second_output = in AssembleArchInstruction() local
1031 __ SarPair(i.OutputRegister(0), second_output, i.InputRegister(0), in AssembleArchInstruction()
1035 __ SarPair(i.OutputRegister(0), second_output, i.InputRegister(0), in AssembleArchInstruction()
/external/v8/src/compiler/ppc/
Dcode-generator-ppc.cc1241 Register second_output = in AssembleArchInstruction() local
1244 __ ShiftLeftPair(i.OutputRegister(0), second_output, i.InputRegister(0), in AssembleArchInstruction()
1247 __ ShiftLeftPair(i.OutputRegister(0), second_output, i.InputRegister(0), in AssembleArchInstruction()
1253 Register second_output = in AssembleArchInstruction() local
1256 __ ShiftRightPair(i.OutputRegister(0), second_output, in AssembleArchInstruction()
1260 __ ShiftRightPair(i.OutputRegister(0), second_output, in AssembleArchInstruction()
1267 Register second_output = in AssembleArchInstruction() local
1270 __ ShiftRightAlgPair(i.OutputRegister(0), second_output, in AssembleArchInstruction()
1274 __ ShiftRightAlgPair(i.OutputRegister(0), second_output, in AssembleArchInstruction()
/external/v8/src/compiler/arm/
Dcode-generator-arm.cc1073 Register second_output = in AssembleArchInstruction() local
1076 __ LslPair(i.OutputRegister(0), second_output, i.InputRegister(0), in AssembleArchInstruction()
1079 __ LslPair(i.OutputRegister(0), second_output, i.InputRegister(0), in AssembleArchInstruction()
1085 Register second_output = in AssembleArchInstruction() local
1088 __ LsrPair(i.OutputRegister(0), second_output, i.InputRegister(0), in AssembleArchInstruction()
1091 __ LsrPair(i.OutputRegister(0), second_output, i.InputRegister(0), in AssembleArchInstruction()
1097 Register second_output = in AssembleArchInstruction() local
1100 __ AsrPair(i.OutputRegister(0), second_output, i.InputRegister(0), in AssembleArchInstruction()
1103 __ AsrPair(i.OutputRegister(0), second_output, i.InputRegister(0), in AssembleArchInstruction()
/external/v8/src/compiler/s390/
Dcode-generator-s390.cc1461 Register second_output = in AssembleArchInstruction() local
1464 __ ShiftLeftPair(i.OutputRegister(0), second_output, i.InputRegister(0), in AssembleArchInstruction()
1467 __ ShiftLeftPair(i.OutputRegister(0), second_output, i.InputRegister(0), in AssembleArchInstruction()
1473 Register second_output = in AssembleArchInstruction() local
1476 __ ShiftRightPair(i.OutputRegister(0), second_output, in AssembleArchInstruction()
1480 __ ShiftRightPair(i.OutputRegister(0), second_output, in AssembleArchInstruction()
1487 Register second_output = in AssembleArchInstruction() local
1490 __ ShiftRightArithPair(i.OutputRegister(0), second_output, in AssembleArchInstruction()
1494 __ ShiftRightArithPair(i.OutputRegister(0), second_output, in AssembleArchInstruction()
/external/v8/src/crankshaft/
Dlithium-allocator.cc854 LUnallocated* second_output = LUnallocated::cast(second->Output()); in MeetConstraintsBetween() local
855 if (second_output->HasSameAsInputPolicy()) { in MeetConstraintsBetween()
857 int output_vreg = second_output->virtual_register(); in MeetConstraintsBetween()
862 cur_input->set_virtual_register(second_output->virtual_register()); in MeetConstraintsBetween()
/external/v8/src/compiler/
Dregister-allocator.cc1773 UnallocatedOperand* second_output = UnallocatedOperand::cast(output); in MeetConstraintsBefore() local
1774 if (!second_output->HasSameAsInputPolicy()) continue; in MeetConstraintsBefore()
1778 int output_vreg = second_output->virtual_register(); in MeetConstraintsBefore()
1781 cur_input->set_virtual_register(second_output->virtual_register()); in MeetConstraintsBefore()