Home
last modified time | relevance | path

Searched refs:simm11 (Results 1 – 11 of 11) sorted by relevance

/external/llvm/lib/Target/Sparc/
DSparcInstr64Bit.td323 (ins i32imm:$simm11, IntRegs:$f, CCOp:$cond),
324 "mov$cond %xcc, $simm11, $rd",
326 (SPselectxcc simm11:$simm11, i32:$f, imm:$cond))]>;
464 def : Pat<(SPselectxcc (i64 simm11:$t), i64:$f, imm:$cond),
469 def : Pat<(SPselecticc (i64 simm11:$t), i64:$f, imm:$cond),
474 def : Pat<(SPselectfcc (i64 simm11:$t), i64:$f, imm:$cond),
DSparcInstrAliases.td25 // mov<cond> (%icc|%xcc), simm11, rd
27 ", $simm11, $rd"),
28 (movri IntRegs:$rd, i32imm:$simm11, condVal)>;
50 // mov<cond> %fcc[0-3], simm11, rd
51 def : InstAlias<!strconcat(!strconcat("mov", cond), " $cc, $simm11, $rd"),
52 (movri IntRegs:$rd, FCCRegs:$cc, i32imm:$simm11, condVal)>;
DSparcInstrInfo.td74 def simm11 : PatLeaf<(imm), [{ return isInt<11>(N->getSExtValue()); }]>;
1357 (ins i32imm:$simm11, IntRegs:$f, CCOp:$cond),
1358 "mov$cond %icc, $simm11, $rd",
1360 (SPselecticc simm11:$simm11, i32:$f, imm:$cond))]>;
1371 (ins i32imm:$simm11, IntRegs:$f, CCOp:$cond),
1372 "mov$cond %fcc0, $simm11, $rd",
1374 (SPselectfcc simm11:$simm11, i32:$f, imm:$cond))]>;
1480 (ins FCCRegs:$cc, i32imm:$simm11, IntRegs:$f, CCOp:$cond),
1481 "mov$cond $cc, $simm11, $rd", []>;
DSparcInstrFormats.td274 bits<11> simm11;
276 let Inst{10-0} = simm11;
/external/valgrind/VEX/priv/
Dhost_arm_defs.c339 ARMAModeV* mkARMAModeV ( HReg reg, Int simm11 ) { in mkARMAModeV() argument
341 vassert(simm11 >= -1020 && simm11 <= 1020); in mkARMAModeV()
342 vassert(0 == (simm11 & 3)); in mkARMAModeV()
344 am->simm11 = simm11; in mkARMAModeV()
349 vex_printf("%d(", am->simm11); in ppARMAModeV()
3620 Int simm11 = i->ARMin.VLdStD.amode->simm11; in emit_ARMInstr() local
3621 UInt off8 = simm11 >= 0 ? simm11 : ((UInt)(-simm11)); in emit_ARMInstr()
3622 UInt bU = simm11 >= 0 ? 1 : 0; in emit_ARMInstr()
3636 Int simm11 = i->ARMin.VLdStS.amode->simm11; in emit_ARMInstr() local
3637 UInt off8 = simm11 >= 0 ? simm11 : ((UInt)(-simm11)); in emit_ARMInstr()
[all …]
Dhost_arm_defs.h193 Int simm11; /* -1020, -1016 .. 1016, 1020 */ member
197 extern ARMAModeV* mkARMAModeV ( HReg reg, Int simm11 );
Dhost_arm_isel.c1017 && am->simm11 >= -1020 && am->simm11 <= 1020 in sane_AModeV()
1018 && 0 == (am->simm11 & 3) ); in sane_AModeV()
Dguest_arm_toIR.c20626 Int simm11 = (Int)uimm11; simm11 >>= 20; in disInstr_THUMB_WRK() local
20627 UInt dst = simm11 + guest_R15_curr_instr_notENC + 4; in disInstr_THUMB_WRK()
/external/swiftshader/third_party/LLVM/lib/Target/Sparc/
DSparcInstrInfo.td46 def simm11 : PatLeaf<(imm), [{ return isInt<11>(N->getSExtValue()); }]>;
713 (SPselecticc simm11:$F, IntRegs:$T, imm:$cc))]>;
726 (SPselectfcc simm11:$F, IntRegs:$T, imm:$cc))]>;
/external/llvm/lib/Target/Mips/
DMicroMipsInstrInfo.td113 let MIOperandInfo = (ops GPR32, simm11);
DMipsInstrInfo.td976 let MIOperandInfo = (ops ptr_rc, simm11);