Home
last modified time | relevance | path

Searched refs:sld (Results 1 – 25 of 33) sorted by relevance

12

/external/pdfium/xfa/fxbarcode/pdf417/
DBC_PDF417ErrorCorrection.cpp168 int32_t sld = dataCodewords.GetLength(); in generateErrorCorrection() local
169 for (int32_t i = 0; i < sld; i++) { in generateErrorCorrection()
/external/llvm/test/CodeGen/PowerPC/
Dshift128.ll1 ; RUN: llc < %s -march=ppc64 | grep sld | count 5
Doptcmp.ll108 ; CHECK: sld. 4, 3, 4
Dvsx.ll1014 ; CHECK: sld
1015 ; CHECK: sld
/external/swiftshader/third_party/LLVM/test/CodeGen/PowerPC/
Dshift128.ll1 ; RUN: llc < %s -march=ppc64 | grep sld | count 5
/external/llvm/test/CodeGen/Mips/msa/
Dbasic_operations.ll748 ; ALL-DAG: sld.b [[R1]], [[R1]]{{\[}}[[IDX]]]
753 ; ALL-DAG: sld.b [[R1]], [[R1]]{{\[}}[[NIDX]]]
781 ; ALL-DAG: sld.b [[R1]], [[R1]]{{\[}}[[BIDX]]]
786 ; ALL-DAG: sld.b [[R1]], [[R1]]{{\[}}[[NIDX]]]
811 ; ALL-DAG: sld.b [[R1]], [[R1]]{{\[}}[[BIDX]]]
816 ; ALL-DAG: sld.b [[R1]], [[R1]]{{\[}}[[NIDX]]]
846 ; MIPS32-DAG: sld.b [[R1]], [[R1]]{{\[}}[[BIDX]]]
849 ; MIPS32-DAG: sld.b [[R1]], [[R1]]{{\[}}[[NIDX]]]
852 ; MIPS32-DAG: sld.b [[R1]], [[R1]]{{\[}}[[BIDX]]]
855 ; MIPS32-DAG: sld.b [[R1]], [[R1]]{{\[}}[[NIDX]]]
[all …]
Dbasic_operations_float.ll314 ; ALL-DAG: sld.b [[R1]], [[R1]]{{\[}}[[BIDX]]]
317 ; ALL-DAG: sld.b [[R1]], [[R1]]{{\[}}[[NIDX]]]
343 ; ALL-DAG: sld.b [[R1]], [[R1]]{{\[}}[[BIDX]]]
346 ; ALL-DAG: sld.b [[R1]], [[R1]]{{\[}}[[NIDX]]]
D3r-s.ll17 %3 = tail call <16 x i8> @llvm.mips.sld.b(<16 x i8> %0, <16 x i8> %1, i32 %2)
22 declare <16 x i8> @llvm.mips.sld.b(<16 x i8>, <16 x i8>, i32) nounwind
31 ; CHECK-DAG: sld.b [[WD]], [[WS]]{{\[}}[[RT]]{{\]}}
45 %3 = tail call <8 x i16> @llvm.mips.sld.h(<8 x i16> %0, <8 x i16> %1, i32 %2)
50 declare <8 x i16> @llvm.mips.sld.h(<8 x i16>, <8 x i16>, i32) nounwind
59 ; CHECK-DAG: sld.h [[WD]], [[WS]]{{\[}}[[RT]]{{\]}}
73 %3 = tail call <4 x i32> @llvm.mips.sld.w(<4 x i32> %0, <4 x i32> %1, i32 %2)
78 declare <4 x i32> @llvm.mips.sld.w(<4 x i32>, <4 x i32>, i32) nounwind
87 ; CHECK-DAG: sld.w [[WD]], [[WS]]{{\[}}[[RT]]{{\]}}
101 %3 = tail call <2 x i64> @llvm.mips.sld.d(<2 x i64> %0, <2 x i64> %1, i32 %2)
[all …]
/external/llvm/test/MC/Mips/msa/
Dtest_3r.s193 # CHECK: sld.b $w5, $w23[$12] # encoding: [0x78,0x0c,0xb9,0x54]
194 # CHECK: sld.h $w1, $w23[$3] # encoding: [0x78,0x23,0xb8,0x54]
195 # CHECK: sld.w $w20, $w8[$9] # encoding: [0x78,0x49,0x45,0x14]
196 # CHECK: sld.d $w7, $w23[$fp] # encoding: [0x78,0x7e,0xb9,0xd4]
436 sld.b $w5, $w23[$12]
437 sld.h $w1, $w23[$3]
438 sld.w $w20, $w8[$9]
439 sld.d $w7, $w23[$30]
/external/llvm/test/MC/PowerPC/
Dppc64-encoding.s810 # CHECK-BE: sld 2, 3, 4 # encoding: [0x7c,0x62,0x20,0x36]
811 # CHECK-LE: sld 2, 3, 4 # encoding: [0x36,0x20,0x62,0x7c]
812 sld 2, 3, 4
813 # CHECK-BE: sld. 2, 3, 4 # encoding: [0x7c,0x62,0x20,0x37]
814 # CHECK-LE: sld. 2, 3, 4 # encoding: [0x37,0x20,0x62,0x7c]
815 sld. 2, 3, 4
/external/valgrind/none/tests/ppc64/
Djm-int_other.stdout.exp-LE112 sld 0000000000000000, 0000000000000000 => 0000000000000000 (00000000 00000000)
113 sld 0000000000000000, 0000001cbe991def => 0000000000000000 (00000000 00000000)
114 sld 0000000000000000, ffffffffffffffff => 0000000000000000 (00000000 00000000)
115 sld 0000001cbe991def, 0000000000000000 => 0000001cbe991def (00000000 00000000)
116 sld 0000001cbe991def, 0000001cbe991def => 0000000000000000 (00000000 00000000)
117 sld 0000001cbe991def, ffffffffffffffff => 0000000000000000 (00000000 00000000)
118 sld ffffffffffffffff, 0000000000000000 => ffffffffffffffff (00000000 00000000)
119 sld ffffffffffffffff, 0000001cbe991def => 0000000000000000 (00000000 00000000)
120 sld ffffffffffffffff, ffffffffffffffff => 0000000000000000 (00000000 00000000)
253 sld. 0000000000000000, 0000000000000000 => 0000000000000000 (20000000 00000000)
[all …]
Djm-int.stdout.exp-LE724 sld 0000000000000000, 0000000000000000 => 0000000000000000 (00000000 00000000)
725 sld 0000000000000000, 0000001cbe991def => 0000000000000000 (00000000 00000000)
726 sld 0000000000000000, ffffffffffffffff => 0000000000000000 (00000000 00000000)
727 sld 0000001cbe991def, 0000000000000000 => 0000001cbe991def (00000000 00000000)
728 sld 0000001cbe991def, 0000001cbe991def => 0000000000000000 (00000000 00000000)
729 sld 0000001cbe991def, ffffffffffffffff => 0000000000000000 (00000000 00000000)
730 sld ffffffffffffffff, 0000000000000000 => ffffffffffffffff (00000000 00000000)
731 sld ffffffffffffffff, 0000001cbe991def => 0000000000000000 (00000000 00000000)
732 sld ffffffffffffffff, ffffffffffffffff => 0000000000000000 (00000000 00000000)
865 sld. 0000000000000000, 0000000000000000 => 0000000000000000 (20000000 00000000)
[all …]
Djm-int_other.stdout.exp112 sld 0000000000000000, 0000000000000000 => 0000000000000000 (00000000 00000000)
113 sld 0000000000000000, 0000001cbe991def => 0000000000000000 (00000000 00000000)
114 sld 0000000000000000, ffffffffffffffff => 0000000000000000 (00000000 00000000)
115 sld 0000001cbe991def, 0000000000000000 => 0000001cbe991def (00000000 00000000)
116 sld 0000001cbe991def, 0000001cbe991def => 0000000000000000 (00000000 00000000)
117 sld 0000001cbe991def, ffffffffffffffff => 0000000000000000 (00000000 00000000)
118 sld ffffffffffffffff, 0000000000000000 => ffffffffffffffff (00000000 00000000)
119 sld ffffffffffffffff, 0000001cbe991def => 0000000000000000 (00000000 00000000)
120 sld ffffffffffffffff, ffffffffffffffff => 0000000000000000 (00000000 00000000)
/external/llvm/test/MC/Disassembler/Mips/msa/
Dtest_3r.txt193 0x78 0x0c 0xb9 0x54 # CHECK: sld.b $w5, $w23[$12]
194 0x78 0x23 0xb8 0x54 # CHECK: sld.h $w1, $w23[$3]
195 0x78 0x49 0x45 0x14 # CHECK: sld.w $w20, $w8[$9]
196 0x78 0x7e 0xb9 0xd4 # CHECK: sld.d $w7, $w23[$fp]
/external/icu/icu4c/source/data/locales/
Dkab.txt154 "sld. T.Ɛ",
/external/llvm/test/MC/Disassembler/PowerPC/
Dppc64le-encoding.txt619 # CHECK: sld 2, 3, 4
622 # CHECK: sld. 2, 3, 4
Dppc64-encoding.txt640 # CHECK: sld 2, 3, 4
643 # CHECK: sld. 2, 3, 4
/external/python/cpython2/Lib/
Dcookielib.py1011 sld = domain[j+1:i]
1012 if sld.lower() in ("co", "ac", "com", "edu", "org", "net",
/external/swiftshader/third_party/LLVM/lib/Target/PowerPC/
DPPCSchedule.td301 // sld IntRotateD
DPPCInstr64Bit.td400 "sld $rA, $rS, $rB", IntRotateD,
/external/v8/src/ppc/
Dmacro-assembler-ppc.h85 #define ShiftLeft_ sld
Dassembler-ppc.h918 void sld(Register dst, Register src1, Register src2, RCBit r = LeaveRC);
Dconstants-ppc.h1110 V(sld, SLDX, 0x7C000036) \
/external/llvm/lib/Target/Mips/
DMipsMSAInstrInfo.td2525 class SLD_B_DESC : MSA_3R_SLD_DESC_BASE<"sld.b", int_mips_sld_b, MSA128BOpnd>;
2526 class SLD_H_DESC : MSA_3R_SLD_DESC_BASE<"sld.h", int_mips_sld_h, MSA128HOpnd>;
2527 class SLD_W_DESC : MSA_3R_SLD_DESC_BASE<"sld.w", int_mips_sld_w, MSA128WOpnd>;
2528 class SLD_D_DESC : MSA_3R_SLD_DESC_BASE<"sld.d", int_mips_sld_d, MSA128DOpnd>;
/external/icu/icu4c/source/data/misc/
DlikelySubtags.txt1066 sld{"sld_Latn_ZZ"}

12