Home
last modified time | relevance | path

Searched refs:smmulr (Results 1 – 21 of 21) sorted by relevance

/external/swiftshader/third_party/LLVM/test/MC/Disassembler/ARM/
Dthumb-tests.txt206 # CHECK: smmulr r7, r8, r9
Dbasic-arm-instructions.txt1576 # CHECK: smmulr r3, r2, r1
/external/llvm/test/MC/Disassembler/ARM/
Dthumb-tests.txt206 # CHECK: smmulr r7, r8, r9
Dbasic-arm-instructions.txt1728 # CHECK: smmulr r3, r2, r1
/external/valgrind/none/tests/arm/
Dv6intARM.stdout.exp875 smmulr r0, r1, r2 :: rd 0x00000000 rm 0x00000000, rn 0x00000000, carryin 0, cpsr 0x00000000
876 smmulr r0, r1, r2 :: rd 0x00000000 rm 0xffffffff, rn 0x00000000, carryin 0, cpsr 0x00000000
877 smmulr r0, r1, r2 :: rd 0x00000000 rm 0x00000000, rn 0xffffffff, carryin 0, cpsr 0x00000000
878 smmulr r0, r1, r2 :: rd 0x00000000 rm 0xffffffff, rn 0xffffffff, carryin 0, cpsr 0x00000000
879 smmulr r0, r1, r2 :: rd 0x3fffffff rm 0x7fffffff, rn 0x7fffffff, carryin 0, cpsr 0x00000000
880 smmulr r0, r1, r2 :: rd 0x00000001 rm 0x0000ffff, rn 0x0000ffff, carryin 0, cpsr 0x00000000
881 smmulr r0, r1, r2 :: rd 0x048e8c61 rm 0xe444dc25, rn 0xd5eef620, carryin 0, cpsr 0x00000000
882 smmulr r0, r1, r2 :: rd 0xfd764d52 rm 0x06ea9b2a, rn 0xa2108661, carryin 0, cpsr 0x00000000
883 smmulr r0, r1, r2 :: rd 0x0657af1f rm 0x448f3a5f, rn 0x17aecf57, carryin 0, cpsr 0x00000000
884 smmulr r0, r1, r2 :: rd 0xffe5afbd rm 0x4b0c2337, rn 0xffa63d6c, carryin 0, cpsr 0x00000000
[all …]
Dv6intThumb.stdout.exp17556 smmulr r0, r1, r2 :: rd 0x00000000 rm 0x00000000, rn 0x00000000, c:v-in 0, cpsr 0xc0000000 NZ
17557 smmulr r0, r1, r2 :: rd 0x00000000 rm 0xffffffff, rn 0x00000000, c:v-in 0, cpsr 0xc0000000 NZ
17558 smmulr r0, r1, r2 :: rd 0x00000000 rm 0x00000000, rn 0xffffffff, c:v-in 0, cpsr 0xc0000000 NZ
17559 smmulr r0, r1, r2 :: rd 0x00000000 rm 0xffffffff, rn 0xffffffff, c:v-in 0, cpsr 0xc0000000 NZ
17560 smmulr r0, r1, r2 :: rd 0x3fffffff rm 0x7fffffff, rn 0x7fffffff, c:v-in 0, cpsr 0xc0000000 NZ
17561 smmulr r0, r1, r2 :: rd 0x00000001 rm 0x0000ffff, rn 0x0000ffff, c:v-in 0, cpsr 0xc0000000 NZ
17562 smmulr r0, r1, r2 :: rd 0x048e8c61 rm 0xe444dc25, rn 0xd5eef620, c:v-in 0, cpsr 0xc0000000 NZ
17563 smmulr r0, r1, r2 :: rd 0xfd764d52 rm 0x06ea9b2a, rn 0xa2108661, c:v-in 0, cpsr 0xc0000000 NZ
17564 smmulr r0, r1, r2 :: rd 0x0657af1f rm 0x448f3a5f, rn 0x17aecf57, c:v-in 0, cpsr 0xc0000000 NZ
17565 smmulr r0, r1, r2 :: rd 0xffe5afbd rm 0x4b0c2337, rn 0xffa63d6c, c:v-in 0, cpsr 0xc0000000 NZ
[all …]
/external/vixl/test/aarch32/
Dtest-assembler-cond-rd-rn-rm-t32.cc67 M(smmulr) \
Dtest-assembler-cond-rd-rn-rm-a32.cc68 M(smmulr) \
/external/swiftshader/third_party/LLVM/test/MC/ARM/
Dbasic-arm-instructions.s1747 smmulr r3, r2, r1
1752 @ CHECK: smmulr r3, r2, r1 @ encoding: [0x32,0xf1,0x53,0xe7]
Dbasic-thumb2-instructions.s2001 smmulr r3, r2, r1
2007 @ CHECK: smmulr r3, r2, r1 @ encoding: [0x52,0xfb,0x11,0xf3]
/external/vixl/src/aarch32/
Dassembler-aarch32.h3119 void smmulr(Condition cond, Register rd, Register rn, Register rm);
3120 void smmulr(Register rd, Register rn, Register rm) { smmulr(al, rd, rn, rm); } in smmulr() function
Ddisasm-aarch32.h1033 void smmulr(Condition cond, Register rd, Register rn, Register rm);
Dassembler-aarch32.cc9544 void Assembler::smmulr(Condition cond, Register rd, Register rn, Register rm) { in smmulr() function in vixl::aarch32::Assembler
9561 Delegate(kSmmulr, &Assembler::smmulr, cond, rd, rn, rm); in smmulr()
Ddisasm-aarch32.cc2731 void Disassembler::smmulr(Condition cond, in smmulr() function in vixl::aarch32::Disassembler
22201 smmulr(CurrentCond(), in DecodeT32()
64661 smmulr(condition, in DecodeA32()
Dmacro-assembler-aarch32.h3998 smmulr(cond, rd, rn, rm); in Smmulr()
/external/llvm/test/MC/ARM/
Dbasic-thumb2-instructions.s2436 smmulr r3, r2, r1
2442 @ CHECK: smmulr r3, r2, r1 @ encoding: [0x52,0xfb,0x11,0xf3]
Dbasic-arm-instructions.s2520 smmulr r3, r2, r1
2525 @ CHECK: smmulr r3, r2, r1 @ encoding: [0x32,0xf1,0x53,0xe7]
/external/swiftshader/third_party/LLVM/lib/Target/ARM/
DARMInstrThumb2.td2387 "smmulr", "\t$Rd, $Rn, $Rm", []>,
DARMInstrInfo.td3575 IIC_iMUL32, "smmulr", "\t$Rd, $Rn, $Rm", []>,
/external/llvm/lib/Target/ARM/
DARMInstrThumb2.td2619 "smmulr", "\t$Rd, $Rn, $Rm", []>,
DARMInstrInfo.td3991 IIC_iMUL32, "smmulr", "\t$Rd, $Rn, $Rm", []>,