| /external/llvm/test/MC/AArch64/ |
| D | neon-2velem.s | 158 sqdmlsl2 v0.4s, v1.8h, v1.h[2]
159 sqdmlsl2 v0.2d, v1.4s, v1.s[2]
160 sqdmlsl2 v0.2d, v1.4s, v22.s[2]
|
| D | neon-3vdiff.s | 263 sqdmlsl2 v0.4s, v1.8h, v2.8h
264 sqdmlsl2 v0.2d, v1.4s, v2.4s
|
| D | neon-diagnostics.s | 2536 sqdmlsl2 v0.4s, v1.8s, v2.8h
2537 sqdmlsl2 v0.2d, v1.4d, v2.4s
2548 sqdmlsl2 v0.8h, v1.16b, v2.16b
3341 sqdmlsl2 v0.4h, v1.8h, v1.h[2]
3342 sqdmlsl2 v0.4s, v1.8h, v1.h[8]
3343 sqdmlsl2 v0.4s, v1.8h, v16.h[2]
3344 sqdmlsl2 v0.2s, v1.4s, v1.s[2]
3345 sqdmlsl2 v0.2d, v1.4s, v1.s[4]
3346 sqdmlsl2 v0.2d, v1.4s, v22.s[4]
|
| D | arm64-advsimd.s | 1246 sqdmlsl2.4s v0, v0, v0[1]
1248 sqdmlsl2.2d v0, v0, v0[3]
1315 ; CHECK: sqdmlsl2.4s v0, v0, v0[1] ; encoding: [0x00,0x70,0x50,0x4f]
1317 ; CHECK: sqdmlsl2.2d v0, v0, v0[3] ; encoding: [0x00,0x78,0xa0,0x4f]
|
| /external/llvm/test/CodeGen/AArch64/ |
| D | arm64-neon-2velem-high.ll | 427 ; CHECK-NEXT: sqdmlsl2 {{v[0-9]+}}.4s, {{v[0-9]+}}.8h, [[REPLICATE]].8h
443 ; CHECK-NEXT: sqdmlsl2 {{v[0-9]+}}.4s, {{v[0-9]+}}.8h, [[REPLICATE]].8h
455 ; CHECK-NEXT: sqdmlsl2 {{v[0-9]+}}.2d, {{v[0-9]+}}.4s, [[REPLICATE]].4s
469 ; CHECK-NEXT: sqdmlsl2 {{v[0-9]+}}.2d, {{v[0-9]+}}.4s, [[REPLICATE]].4s
|
| D | arm64-vmul.ll | 375 ;CHECK: sqdmlsl2.4s
388 ;CHECK: sqdmlsl2.2d
1150 ;CHECK: sqdmlsl2.4s
1164 ;CHECK: sqdmlsl2.2d
|
| D | arm64-neon-3vdiff.ll | 1769 ; CHECK: sqdmlsl2 {{v[0-9]+}}.4s, {{v[0-9]+}}.8h, {{v[0-9]+}}.8h
1780 ; CHECK: sqdmlsl2 {{v[0-9]+}}.2d, {{v[0-9]+}}.4s, {{v[0-9]+}}.4s
|
| /external/vixl/src/aarch64/ |
| D | assembler-aarch64.h | 1699 void sqdmlsl2(const VRegister& vd,
2400 void sqdmlsl2(const VRegister& vd, const VRegister& vn, const VRegister& vm);
|
| D | simulator-aarch64.h | 2093 LogicVRegister sqdmlsl2(VectorFormat vform,
2693 V(sqdmlsl2) \
|
| D | logic-aarch64.cc | 1093 LogicVRegister Simulator::sqdmlsl2(VectorFormat vform, in sqdmlsl2() function in vixl::aarch64::Simulator
1101 return sqdmlsl2(vform, dst, src1, dup_element(indexform, temp, src2, index)); in sqdmlsl2()
3297 LogicVRegister Simulator::sqdmlsl2(VectorFormat vform, in sqdmlsl2() function in vixl::aarch64::Simulator
|
| D | macro-assembler-aarch64.h | 2193 V(sqdmlsl2, Sqdmlsl2) \
2377 V(sqdmlsl2, Sqdmlsl2) \
|
| D | simulator-aarch64.cc | 3619 sqdmlsl2(vf_l, rd, rn, rm); in VisitNEON3Different()
3835 Op = &Simulator::sqdmlsl2; in VisitNEONByIndexedElement()
|
| D | assembler-aarch64.cc | 1930 V(sqdmlsl2, NEON_SQDMLSL2, vn.Is1H() || vn.Is1S() || vn.Is8H() || vn.Is4S()) \
3003 V(sqdmlsl2, NEON_SQDMLSL_byelement, vn.IsVector() && vn.IsQ()) \ in NEON_FPBYELEMENT_LIST()
|
| /external/vixl/test/aarch64/ |
| D | test-trace-aarch64.cc | 1554 __ sqdmlsl2(v12.V2D(), v7.V4S(), v22.V4S()); in GenerateTestSequenceNEON() local
1555 __ sqdmlsl2(v20.V2D(), v25.V4S(), v8.S(), 0); in GenerateTestSequenceNEON() local
1556 __ sqdmlsl2(v25.V4S(), v26.V8H(), v18.V8H()); in GenerateTestSequenceNEON() local
1557 __ sqdmlsl2(v25.V4S(), v19.V8H(), v5.H(), 0); in GenerateTestSequenceNEON() local
|
| /external/vixl/test/test-trace-reference/ |
| D | log-disasm | 1320 0x~~~~~~~~~~~~~~~~ 4eb6b0ec sqdmlsl2 v12.2d, v7.4s, v22.4s
1321 0x~~~~~~~~~~~~~~~~ 4f887334 sqdmlsl2 v20.2d, v25.4s, v8.s[0]
1322 0x~~~~~~~~~~~~~~~~ 4e72b359 sqdmlsl2 v25.4s, v26.8h, v18.8h
1323 0x~~~~~~~~~~~~~~~~ 4f457279 sqdmlsl2 v25.4s, v19.8h, v5.h[0]
|
| D | log-disasm-colour | 1320 0x~~~~~~~~~~~~~~~~ 4eb6b0ec sqdmlsl2 v12.2d, v7.4s, v22.4s
1321 0x~~~~~~~~~~~~~~~~ 4f887334 sqdmlsl2 v20.2d, v25.4s, v8.s[0]
1322 0x~~~~~~~~~~~~~~~~ 4e72b359 sqdmlsl2 v25.4s, v26.8h, v18.8h
1323 0x~~~~~~~~~~~~~~~~ 4f457279 sqdmlsl2 v25.4s, v19.8h, v5.h[0]
|
| D | log-all | 3463 0x~~~~~~~~~~~~~~~~ 4eb6b0ec sqdmlsl2 v12.2d, v7.4s, v22.4s
3465 0x~~~~~~~~~~~~~~~~ 4f887334 sqdmlsl2 v20.2d, v25.4s, v8.s[0]
3467 0x~~~~~~~~~~~~~~~~ 4e72b359 sqdmlsl2 v25.4s, v26.8h, v18.8h
3469 0x~~~~~~~~~~~~~~~~ 4f457279 sqdmlsl2 v25.4s, v19.8h, v5.h[0]
|
| /external/vixl/doc/aarch64/ |
| D | supported-instructions-aarch64.md | 3395 void sqdmlsl2(const VRegister& vd,
3405 void sqdmlsl2(const VRegister& vd,
|
| /external/llvm/test/MC/Disassembler/AArch64/ |
| D | arm64-advsimd.txt | 1731 # CHECK: sqdmlsl2.4s v0, v0, v0[1]
1733 # CHECK: sqdmlsl2.2d v0, v0, v0[3]
|
| D | neon-instructions.txt | 1341 # CHECK: sqdmlsl2 v0.4s, v1.8h, v2.8h
1342 # CHECK: sqdmlsl2 v0.2d, v1.4s, v2.4s
|
| /external/valgrind/none/tests/arm64/ |
| D | fp_and_simd.stdout.exp | 27994 sqdmlsl2 v29.2d, v20.4s, v3.s[1] 03f19a44ea019d8af8d2f00d3f7b429a 8fd52eb4cabe3a1b5aa1a19c1e8b9b…
27995 sqdmlsl2 v29.2d, v20.4s, v3.s[2] 1b609463a8a709981c0f2579bc5f388d e68e98b8b2f2ab63570295cba93eee…
27998 sqdmlsl2 v29.4s, v20.8h, v3.h[1] afe3b06db513e73c6d50df51c27cc265 48d8d69a8b0aeeacb32640fbe71ead…
27999 sqdmlsl2 v29.4s, v20.8h, v3.h[1] a431a60258024f7cdffb2e6be9685927 c445afc9cf651ed66457c7d7643fab…
28020 sqdmlsl2 v2.2d, v11.4s, v29.4s 1b6ecb060d84b0d270bf7bb8ac544e19 a96eb969882ff6f600b9bf058a79005c…
28022 sqdmlsl2 v2.4s, v11.8h, v29.8h d03efece8ba306274e3fbc0efde447c1 1292df8b592f9af8101d36624a04c70b…
|