Home
last modified time | relevance | path

Searched refs:stw (Results 1 – 25 of 168) sorted by relevance

1234567

/external/swiftshader/third_party/LLVM/test/CodeGen/PowerPC/
Dppc32-vaarg.ll20 ; CHECK-NEXT: stw 3, -4(1)
21 ; CHECK-NEXT: stw 6, -8(1)
22 ; CHECK-NEXT: stw 4, -12(1)
23 ; CHECK-NEXT: stw 5, -16(1)
27 ; CHECK-NEXT: stw 3, -8(1)
39 ; CHECK-NEXT: stw 0, -20(1)
40 ; CHECK-NEXT: stw 5, -24(1)
41 ; CHECK-NEXT: stw 3, -28(1)
42 ; CHECK-NEXT: stw 7, -32(1)
43 ; CHECK-NEXT: stw 8, -36(1)
[all …]
/external/valgrind/coregrind/m_dispatch/
Ddispatch-ppc32-linux.S74 stw 6,4(1)
108 stw 31,348(1)
109 stw 30,344(1)
110 stw 29,340(1)
111 stw 28,336(1)
112 stw 27,332(1)
113 stw 26,328(1)
114 stw 25,324(1)
115 stw 24,320(1)
116 stw 23,316(1)
[all …]
/external/libunwind_llvm/src/
DUnwindRegistersSave.S108 stw r0, 8(r3)
110 stw r0, 0(r3) ; store lr as ssr0
111 stw r1, 12(r3)
112 stw r2, 16(r3)
113 stw r3, 20(r3)
114 stw r4, 24(r3)
115 stw r5, 28(r3)
116 stw r6, 32(r3)
117 stw r7, 36(r3)
118 stw r8, 40(r3)
[all …]
/external/llvm/test/CodeGen/XCore/
Dllvm-intrinsics.ll33 ; CHECK: stw lr, sp[0]
107 ; CHECK: stw r4, sp[4]
109 ; CHECK: stw r5, sp[3]
158 ; CHECKFP: stw r10, sp[1]
160 ; CHECKFP: stw r4, r10[9]
161 ; CHECKFP: stw r5, r10[8]
162 ; CHECKFP: stw r6, r10[7]
163 ; CHECKFP: stw r7, r10[6]
164 ; CHECKFP: stw r8, r10[5]
165 ; CHECKFP: stw r9, r10[4]
[all …]
Dvarargs.ll7 ; CHECK: stw r[[REG:[0-3]{1,1}]]
9 ; CHECK: stw r[[REG:[0-3]{1,1}]]
11 ; CHECK: stw r[[REG:[0-3]{1,1}]]
13 ; CHECK: stw r[[REG:[0-3]{1,1}]]
28 ; CHECK: stw lr, sp[1]
29 ; CHECK: stw r0, sp[3]
30 ; CHECK: stw r1, sp[4]
31 ; CHECK: stw r2, sp[5]
32 ; CHECK: stw r3, sp[6]
34 ; CHECK: stw r0, sp[2]
[all …]
Dbigstructret.ll27 ; CHECK-NEXT: stw [[REGISTER]], sp[2]
41 ; CHECK: stw [[REGISTER]], sp[1]
65 ; CHECK: stw r1, r0[4]
67 ; CHECK: stw r1, r0[3]
69 ; CHECK: stw r1, r0[2]
71 ; CHECK: stw r1, r0[1]
73 ; CHECK: stw r1, r0[0]
DbyVal.ll17 ; CHECK: stw r4, sp[12]
18 ; CHECK: stw r5, sp[11]
40 ; CHECK: stw lr, sp[1]
41 ; CHECK: stw r2, sp[3]
42 ; CHECK: stw r3, sp[4]
44 ; CHECK: stw r0, sp[2]
Depilogue_prologue.ll11 ; CHECKFP-NEXT: stw r10, sp[1]
19 ; CHECK: stw lr, sp[0]
32 ; CHECKFP-NEXT: stw r10, sp[1]
34 ; CHECKFP-NEXT: stw [[REG:r[4-9]+]], r10[2]
48 ; CHECK-NEXT: stw [[REG:r[4-9]+]], sp[1]
72 ; CHECKFP-NEXT: stw r10, sp[1]
125 ; CHECKFP-NEXT: stw r10, sp[1]
132 ; CHECKFP-NEXT: stw [[REG:r[4-9]+]], r10[r1]
180 ; CHECK-NEXT: stw [[REG:r[4-9]+]], r1[r2]
212 ; CHECKFP-NEXT: stw r10, sp[1]
[all …]
/external/python/cpython2/Modules/_ctypes/libffi/src/nios2/
Dsysv.S49 stw ra, 8(sp)
50 stw fp, 4(sp)
51 stw r16, 0(sp)
110 stw ra, 0(sp)
112 stw r4, 4(sp)
114 stw r5, 8(sp)
116 stw r6, 12(sp)
118 stw r7, 16(sp)
/external/python/cpython2/Modules/_ctypes/libffi/src/powerpc/
Dsysv.S45 stw %r28,-16(%r8)
47 stw %r29,-12(%r8)
49 stw %r30, -8(%r8)
51 stw %r31, -4(%r8)
53 stw %r9, 4(%r8)
111 stw %r3,0(%r30)
113 stw %r4,4(%r30)
116 stw %r5,8(%r30)
117 stw %r6,12(%r30)
150 stw %r3, 0(%r30)
[all …]
Daix_closure.S284 stw r3, 24+(0*4)(r1)
285 stw r4, 24+(1*4)(r1)
286 stw r5, 24+(2*4)(r1)
287 stw r6, 24+(3*4)(r1)
290 stw r7, 24+(4*4)(r1)
291 stw r8, 24+(5*4)(r1)
292 stw r9, 24+(6*4)(r1)
293 stw r10, 24+(7*4)(r1)
294 stw r0, 8(r1)
Daix.S214 stw r28,-16(r1)
215 stw r29,-12(r1)
216 stw r30, -8(r1)
217 stw r31, -4(r1)
219 stw r0, 8(r1)
227 stw r2, 20(r1)
283 stw r3, 0(r30)
285 stw r4, 4(r30)
Dppc_closure.S42 stw %r0,148(%r1)
48 stw %r3, 16(%r1)
49 stw %r4, 20(%r1)
50 stw %r5, 24(%r1)
51 stw %r6, 28(%r1)
52 stw %r7, 32(%r1)
53 stw %r8, 36(%r1)
54 stw %r9, 40(%r1)
55 stw %r10,44(%r1)
/external/llvm/test/CodeGen/PowerPC/
Dtls_get_addr_clobbers.ll27 ; CHECK-DAG: stw 3, 0([[BACKUP_3]])
28 ; CHECK-DAG: stw 3, 0([[BACKUP_4]])
29 ; CHECK-DAG: stw 3, 0([[BACKUP_5]])
30 ; CHECK-DAG: stw 3, 0([[BACKUP_6]])
31 ; CHECK-DAG: stw 3, 0([[BACKUP_7]])
32 ; CHECK-DAG: stw 3, 0([[BACKUP_8]])
33 ; CHECK-DAG: stw 3, 0([[BACKUP_9]])
34 ; CHECK-DAG: stw 3, 0([[BACKUP_10]])
Di32-to-float.ll22 ; CHECK-PWR6: stw 3,
29 ; CHECK-A2: stw 3,
35 ; CHECK-VSX: stw 3,
54 ; CHECK-PWR6: stw 3,
60 ; CHECK-A2: stw 3,
66 ; CHECK-VSX: stw 3,
78 ; CHECK-A2: stw 3,
84 ; CHECK-VSX: stw 3,
96 ; CHECK-A2: stw 3,
102 ; CHECK-VSX: stw 3,
Dcrsave.ll17 ; PPC32: stw 31, -4(1)
20 ; PPC32-NEXT: stw 12, 24(31)
26 ; PPC64: stw 12, 8(1)
46 ; PPC32: stw 31, -4(1)
49 ; PPC32-NEXT: stw 12, 24(31)
56 ; PPC64: stw 12, 8(1)
Dstfiwx.ll12 ; CHECK-NOT: stw
17 ; CHECK-LS: stw
34 ; CHECK-NOT: stw
39 ; CHECK-LS: stw
Dppc32-vacopy.ll22 ; CHECK: stw [[REG1]], {{.*}}
23 ; CHECK: stw [[REG2]], {{.*}}
24 ; CHECK: stw [[REG3]], {{.*}}
Dcc.ll24 ; CHECK-DAG: stw [[REG1]], 8(1)
25 ; CHECK-DAG: stw [[REG2]], -4(1)
57 ; CHECK-DAG: stw [[REG1]], 8(1)
58 ; CHECK-DAG: stw [[REG2]], -4(1)
/external/valgrind/coregrind/m_syswrap/
Dsyscall-ppc32-linux.S81 stw 31,28(1)
82 stw 30,24(1)
83 stw 29,20(1)
84 stw 28,16(1)
111 3: stw 3,OFFSET_ppc32_GPR3(30) /* gst->GPR3 = sc result */
/external/swiftshader/third_party/LLVM/test/CodeGen/XCore/
D2011-08-01-VarargsBug.ll6 ; CHECK: stw r[[REG:[0-3]{1,1}]]
8 ; CHECK: stw r[[REG:[0-3]{1,1}]]
10 ; CHECK: stw r[[REG:[0-3]{1,1}]]
12 ; CHECK: stw r[[REG:[0-3]{1,1}]]
Dbigstructret.ll34 ; CHECK: stw r1, r0[4]
36 ; CHECK: stw r1, r0[3]
38 ; CHECK: stw r1, r0[2]
40 ; CHECK: stw r1, r0[1]
42 ; CHECK: stw r1, r0[0]
/external/python/cpython2/Modules/_ctypes/libffi/src/pa/
Dlinux.S52 stw %rp, -20(%sp)
73 stw %r4, 12(%r3)
78 stw %arg3, -48(%r3) /* save flags; we need it later */
113 stw %ret0, 0(%r20)
137 stw %ret0, 0(%r20)
139 stw %ret1, 4(%r20)
266 stw %rp, -20(%sp)
275 stw %arg0, -36(%r3)
276 stw %arg1, -40(%r3)
277 stw %arg2, -44(%r3)
[all …]
Dhpux32.S59 stw %rp, -20(%sp)
79 stw %r4, 12(%r3)
84 stw %arg3, -48(%r3) ; save flags we need it later
120 stw %ret0, 0(%r20)
144 stw %ret0, 0(%r20)
146 stw %ret1, 4(%r20)
275 stw %rp, -20(%sp)
283 stw %arg0, -36(%r3)
284 stw %arg1, -40(%r3)
285 stw %arg2, -44(%r3)
[all …]
/external/llvm/test/MC/Disassembler/XCore/
Dxcore.txt62 # CHECK: stw et, sp[4]
65 # CHECK: stw sed, sp[3]
68 # CHECK: stw spc, sp[1]
71 # CHECK: stw ssr, sp[2]
359 # CHECK: stw r3, r2[0]
406 # CHECK: stw r7, r10[r1]
533 # CHECK: stw r8, dp[14]
536 # CHECK: stw r9, dp[654]
539 # CHECK: stw lr, dp[23]
542 # CHECK: stw sp, dp[44442]
[all …]

1234567