Home
last modified time | relevance | path

Searched refs:tgeu (Results 1 – 25 of 49) sorted by relevance

12

/external/llvm/test/MC/Mips/
Dmips-control-instructions.s24 # CHECK32: tgeu $zero, $3 # encoding: [0x00,0x03,0x00,0x31]
25 # CHECK32: tgeu $zero, $3, 7 # encoding: [0x00,0x03,0x01,0xf1]
55 # CHECK64: tgeu $zero, $3 # encoding: [0x00,0x03,0x00,0x31]
56 # CHECK64: tgeu $zero, $3, 7 # encoding: [0x00,0x03,0x01,0xf1]
89 tgeu $0,$3
90 tgeu $0,$3,7
Dmicromips-trap-instructions.s14 # CHECK-EL: tgeu $8, $9 # encoding: [0x28,0x01,0x3c,0x04]
29 # CHECK-EB: tgeu $8, $9 # encoding: [0x01,0x28,0x04,0x3c]
41 tgeu $8, $9, 0
/external/llvm/test/MC/Mips/micromips32r6/
Dinvalid-wrong-error.s16 tgeu $8, $9, $2 # CHECK: :[[@LINE]]:16: error: expected 10-bit unsigned immediate
17 tgeu $8, $9, -1 # CHECK: :[[@LINE]]:16: error: expected 10-bit unsigned immediate
18 …tgeu $8, $9, 16 # CHECK: :[[@LINE]]:3: error: instruction requires a CPU feature not curr…
Dvalid.s259 tgeu $22, $gp # CHECK: tgeu $22, $gp # encoding: [0x03,0x96,0x04,0x3c]
260 tgeu $20, $14, 15 # CHECK: tgeu $20, $14, 15 # encoding: [0x01,0xd4,0xf4,0x3c]
/external/llvm/test/MC/Mips/micromips64r6/
Dinvalid-wrong-error.s24 tgeu $8, $9, $2 # CHECK: :[[@LINE]]:16: error: expected 10-bit unsigned immediate
25 tgeu $8, $9, -1 # CHECK: :[[@LINE]]:16: error: expected 10-bit unsigned immediate
26 …tgeu $8, $9, 16 # CHECK: :[[@LINE]]:3: error: instruction requires a CPU feature not curr…
Dvalid.s131 tgeu $22, $gp # CHECK: tgeu $22, $gp # encoding: [0x03,0x96,0x04,0x3c]
132 tgeu $20, $14, 15 # CHECK: tgeu $20, $14, 15 # encoding: [0x01,0xd4,0xf4,0x3c]
/external/llvm/test/MC/Mips/mips2/
Dvalid.s158 … tgeu $22,$28 # CHECK: tgeu $22, $gp # encoding: [0x02,0xdc,0x00,0x31]
159 … tgeu $20,$14,379 # CHECK: tgeu $20, $14, 379 # encoding: [0x02,0x8e,0x5e,0xf1]
/external/llvm/test/MC/Mips/mips32/
Dvalid.s188 … tgeu $22,$28 # CHECK: tgeu $22, $gp # encoding: [0x02,0xdc,0x00,0x31]
189 … tgeu $20,$14,379 # CHECK: tgeu $20, $14, 379 # encoding: [0x02,0x8e,0x5e,0xf1]
/external/llvm/test/MC/Mips/mips32r3/
Dvalid.s225 … tgeu $22,$28 # CHECK: tgeu $22, $gp # encoding: [0x02,0xdc,0x00,0x31]
226 … tgeu $20,$14,379 # CHECK: tgeu $20, $14, 379 # encoding: [0x02,0x8e,0x5e,0xf1]
/external/llvm/test/MC/Mips/mips3/
Dvalid.s222 … tgeu $22,$28 # CHECK: tgeu $22, $gp # encoding: [0x02,0xdc,0x00,0x31]
223 … tgeu $20,$14,379 # CHECK: tgeu $20, $14, 379 # encoding: [0x02,0x8e,0x5e,0xf1]
/external/llvm/test/MC/Mips/mips32r5/
Dvalid.s226 … tgeu $22,$28 # CHECK: tgeu $22, $gp # encoding: [0x02,0xdc,0x00,0x31]
227 … tgeu $20,$14,379 # CHECK: tgeu $20, $14, 379 # encoding: [0x02,0x8e,0x5e,0xf1]
/external/llvm/test/MC/Mips/mips32r2/
Dvalid.s225 … tgeu $22,$28 # CHECK: tgeu $22, $gp # encoding: [0x02,0xdc,0x00,0x31]
226 … tgeu $20,$14,379 # CHECK: tgeu $20, $14, 379 # encoding: [0x02,0x8e,0x5e,0xf1]
/external/llvm/test/MC/Mips/mips1/
Dinvalid-mips2.s35 …tgeu $22,$28 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU featur…
36 …tgeu $20,$14,379 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU featur…
/external/llvm/test/MC/Mips/mips5/
Dvalid.s253 … tgeu $22,$28 # CHECK: tgeu $22, $gp # encoding: [0x02,0xdc,0x00,0x31]
254 … tgeu $20,$14,379 # CHECK: tgeu $20, $14, 379 # encoding: [0x02,0x8e,0x5e,0xf1]
/external/llvm/test/MC/Mips/mips4/
Dvalid.s251 … tgeu $22,$28 # CHECK: tgeu $22, $gp # encoding: [0x02,0xdc,0x00,0x31]
252 … tgeu $20,$14,379 # CHECK: tgeu $20, $14, 379 # encoding: [0x02,0x8e,0x5e,0xf1]
/external/llvm/test/MC/Mips/mips64/
Dvalid.s272 … tgeu $22,$28 # CHECK: tgeu $22, $gp # encoding: [0x02,0xdc,0x00,0x31]
273 … tgeu $20,$14,379 # CHECK: tgeu $20, $14, 379 # encoding: [0x02,0x8e,0x5e,0xf1]
/external/llvm/test/MC/Mips/mips64r3/
Dvalid.s298 … tgeu $22,$28 # CHECK: tgeu $22, $gp # encoding: [0x02,0xdc,0x00,0x31]
299 … tgeu $20,$14,379 # CHECK: tgeu $20, $14, 379 # encoding: [0x02,0x8e,0x5e,0xf1]
/external/llvm/test/MC/Mips/mips64r2/
Dvalid.s298 … tgeu $22,$28 # CHECK: tgeu $22, $gp # encoding: [0x02,0xdc,0x00,0x31]
299 … tgeu $20,$14,379 # CHECK: tgeu $20, $14, 379 # encoding: [0x02,0x8e,0x5e,0xf1]
/external/llvm/test/MC/Mips/mips64r5/
Dvalid.s299 … tgeu $22,$28 # CHECK: tgeu $22, $gp # encoding: [0x02,0xdc,0x00,0x31]
300 … tgeu $20,$14,379 # CHECK: tgeu $20, $14, 379 # encoding: [0x02,0x8e,0x5e,0xf1]
/external/llvm/test/MC/Disassembler/Mips/mips2/
Dvalid-mips2-el.txt144 0x31 0x00 0xdc 0x02 # CHECK: tgeu $22, $gp
145 0xf1 0x5e 0x8e 0x02 # CHECK: tgeu $20, $14, 379
Dvalid-mips2.txt56 0x02 0x8e 0x5e 0xf1 # CHECK: tgeu $20, $14, 379
59 0x02 0xdc 0x00 0x31 # CHECK: tgeu $22, $gp
/external/llvm/test/MC/Disassembler/Mips/mips32r6/
Dvalid-mips32r6-el.txt150 0x31 0x00 0xdc 0x02 # CHECK: tgeu $22, $gp
151 0xf1 0x5e 0x8e 0x02 # CHECK: tgeu $20, $14, 379
Dvalid-mips32r6.txt34 0x02 0x8e 0x5e 0xf1 # CHECK: tgeu $20, $14, 379
35 0x02 0xdc 0x00 0x31 # CHECK: tgeu $22, $gp
/external/llvm/test/MC/Disassembler/Mips/mips64r6/
Dvalid-mips64r6-el.txt182 0xf1 0x5e 0x8e 0x02 # CHECK: tgeu $20, $14, 379
183 0x31 0x00 0xdc 0x02 # CHECK: tgeu $22, $gp
/external/llvm/test/MC/Disassembler/Mips/mips3/
Dvalid-mips3-el.txt192 0x31 0x00 0xdc 0x02 # CHECK: tgeu $22, $gp
193 0xf1 0x5e 0x8e 0x02 # CHECK: tgeu $20, $14, 379

12