/external/swiftshader/third_party/LLVM/test/MC/ARM/ |
D | neont2-shift-encoding.s | 125 @ CHECK: vrshr.s8 d16, d16, #8 @ encoding: [0xc8,0xef,0x30,0x02] 126 vrshr.s8 d16, d16, #8 127 @ CHECK: vrshr.s16 d16, d16, #16 @ encoding: [0xd0,0xef,0x30,0x02] 128 vrshr.s16 d16, d16, #16 129 @ CHECK: vrshr.s32 d16, d16, #32 @ encoding: [0xe0,0xef,0x30,0x02] 130 vrshr.s32 d16, d16, #32 131 @ CHECK: vrshr.s64 d16, d16, #64 @ encoding: [0xc0,0xef,0xb0,0x02] 132 vrshr.s64 d16, d16, #64 133 @ CHECK: vrshr.u8 d16, d16, #8 @ encoding: [0xc8,0xff,0x30,0x02] 134 vrshr.u8 d16, d16, #8 [all …]
|
D | neon-shift-encoding.s | 188 @ CHECK: vrshr.s8 d16, d16, #8 @ encoding: [0x30,0x02,0xc8,0xf2] 189 vrshr.s8 d16, d16, #8 190 @ CHECK: vrshr.s16 d16, d16, #16 @ encoding: [0x30,0x02,0xd0,0xf2] 191 vrshr.s16 d16, d16, #16 192 @ CHECK: vrshr.s32 d16, d16, #32 @ encoding: [0x30,0x02,0xe0,0xf2] 193 vrshr.s32 d16, d16, #32 194 @ CHECK: vrshr.s64 d16, d16, #64 @ encoding: [0xb0,0x02,0xc0,0xf2] 195 vrshr.s64 d16, d16, #64 196 @ CHECK: vrshr.u8 d16, d16, #8 @ encoding: [0x30,0x02,0xc8,0xf3] 197 vrshr.u8 d16, d16, #8 [all …]
|
/external/llvm/test/MC/ARM/ |
D | neont2-shift-encoding.s | 125 @ CHECK: vrshr.s8 d16, d16, #8 @ encoding: [0xc8,0xef,0x30,0x02] 126 vrshr.s8 d16, d16, #8 127 @ CHECK: vrshr.s16 d16, d16, #16 @ encoding: [0xd0,0xef,0x30,0x02] 128 vrshr.s16 d16, d16, #16 129 @ CHECK: vrshr.s32 d16, d16, #32 @ encoding: [0xe0,0xef,0x30,0x02] 130 vrshr.s32 d16, d16, #32 131 @ CHECK: vrshr.s64 d16, d16, #64 @ encoding: [0xc0,0xef,0xb0,0x02] 132 vrshr.s64 d16, d16, #64 133 @ CHECK: vrshr.u8 d16, d16, #8 @ encoding: [0xc8,0xff,0x30,0x02] 134 vrshr.u8 d16, d16, #8 [all …]
|
D | neon-shift-encoding.s | 315 vrshr.s8 d16, d16, #8 316 vrshr.s16 d16, d16, #16 317 vrshr.s32 d16, d16, #32 318 vrshr.s64 d16, d16, #64 319 vrshr.u8 d16, d16, #8 320 vrshr.u16 d16, d16, #16 321 vrshr.u32 d16, d16, #32 322 vrshr.u64 d16, d16, #64 323 vrshr.s8 q8, q8, #8 324 vrshr.s16 q8, q8, #16 [all …]
|
/external/swiftshader/third_party/LLVM/test/CodeGen/ARM/ |
D | vshl.ll | 510 ;CHECK: vrshr.s8 518 ;CHECK: vrshr.s16 526 ;CHECK: vrshr.s32 534 ;CHECK: vrshr.s64 542 ;CHECK: vrshr.u8 550 ;CHECK: vrshr.u16 558 ;CHECK: vrshr.u32 566 ;CHECK: vrshr.u64 574 ;CHECK: vrshr.s8 582 ;CHECK: vrshr.s16 [all …]
|
/external/llvm/test/CodeGen/ARM/ |
D | vshl.ll | 510 ;CHECK: vrshr.s8 518 ;CHECK: vrshr.s16 526 ;CHECK: vrshr.s32 534 ;CHECK: vrshr.s64 542 ;CHECK: vrshr.u8 550 ;CHECK: vrshr.u16 558 ;CHECK: vrshr.u32 566 ;CHECK: vrshr.u64 574 ;CHECK: vrshr.s8 582 ;CHECK: vrshr.s16 [all …]
|
/external/libavc/common/arm/ |
D | ih264_iquant_itrans_recon_a9.s | 211 vrshr.s16 q10, q10, #6 @ 212 vrshr.s16 q11, q11, #6 387 vrshr.s16 q10, q10, #6 @ 388 vrshr.s16 q11, q11, #6 822 vrshr.s16 q1, q1, #6 @ 824 vrshr.s16 q2, q2, #6 @ 825 vrshr.s16 q4, q4, #6 @ 827 vrshr.s16 q5, q5, #6 @ 828 vrshr.s16 q7, q7, #6 @ 830 vrshr.s16 q0, q0, #6 @ [all …]
|
D | ih264_deblk_chroma_a9.s | 430 vrshr.s16 q7, q7, #3 431 vrshr.s16 q8, q8, #3 @(((q0 - p0) << 2) + (p1 - q1) + 4) >> 3) 631 vrshr.s16 q14, q14, #3 @(((q0 - p0) << 2) + (p1 - q1) + 4) >> 3) 1084 vrshr.s16 q7, q7, #3 1085 vrshr.s16 q8, q8, #3 @(((q0 - p0) << 2) + (p1 - q1) + 4) >> 3) 1310 vrshr.s16 q14, q14, #3 @(((q0 - p0) << 2) + (p1 - q1) + 4) >> 3)
|
D | ih264_iquant_itrans_recon_dc_a9.s | 360 vrshr.s16 d0, d0, #6 @i_macro = ((q0 + 32) >> 6);
|
D | ih264_intra_pred_luma_16x16_a9q.s | 437 vrshr.s32 d0, d0, #6 @ i_b = D0[0]
|
/external/libvpx/libvpx/vpx_dsp/arm/ |
D | idct4x4_add_neon.asm | 162 vrshr.s16 q8, q8, #4 163 vrshr.s16 q9, q9, #4
|
D | loopfilter_4_neon.asm | 235 vrshr.s8 d27, d27, #1 ; filter = ++filter1 >> 1 533 vrshr.s8 q1, q1, #1 ; filter = ++filter1 >> 1
|
D | loopfilter_8_neon.asm | 346 vrshr.s8 d29, d29, #1
|
/external/swiftshader/third_party/LLVM/test/MC/Disassembler/ARM/ |
D | neont2.txt | 1140 # CHECK: vrshr.s8 d16, d16, #8 1142 # CHECK: vrshr.s16 d16, d16, #16 1144 # CHECK: vrshr.s32 d16, d16, #32 1146 # CHECK: vrshr.s64 d16, d16, #64 1148 # CHECK: vrshr.u8 d16, d16, #8 1150 # CHECK: vrshr.u16 d16, d16, #16 1152 # CHECK: vrshr.u32 d16, d16, #32 1154 # CHECK: vrshr.u64 d16, d16, #64 1156 # CHECK: vrshr.s8 q8, q8, #8 1158 # CHECK: vrshr.s16 q8, q8, #16 [all …]
|
D | neon-tests.txt | 48 # CHECK: vrshr.s32 d0, d0, #16
|
D | neon.txt | 1317 # CHECK: vrshr.s8 d16, d16, #8 1319 # CHECK: vrshr.s16 d16, d16, #16 1321 # CHECK: vrshr.s32 d16, d16, #32 1323 # CHECK: vrshr.s64 d16, d16, #64 1325 # CHECK: vrshr.u8 d16, d16, #8 1327 # CHECK: vrshr.u16 d16, d16, #16 1329 # CHECK: vrshr.u32 d16, d16, #32 1331 # CHECK: vrshr.u64 d16, d16, #64 1333 # CHECK: vrshr.s8 q8, q8, #8 1335 # CHECK: vrshr.s16 q8, q8, #16 [all …]
|
/external/libhevc/common/arm/ |
D | ihevc_deblk_chroma_horz.s | 131 vrshr.s16 q3,q3,#3
|
D | ihevc_deblk_chroma_vert.s | 129 vrshr.s16 q3,q2,#3
|
D | ihevc_deblk_luma_vert.s | 453 vrshr.s16 q8,q8,#4
|
D | ihevc_deblk_luma_horz.s | 459 vrshr.s16 q5,q5,#4
|
/external/llvm/test/MC/Disassembler/ARM/ |
D | neon-tests.txt | 48 # CHECK: vrshr.s32 d0, d0, #16
|
D | neont2.txt | 1140 # CHECK: vrshr.s8 d16, d16, #8 1142 # CHECK: vrshr.s16 d16, d16, #16 1144 # CHECK: vrshr.s32 d16, d16, #32 1146 # CHECK: vrshr.s64 d16, d16, #64 1148 # CHECK: vrshr.u8 d16, d16, #8 1150 # CHECK: vrshr.u16 d16, d16, #16 1152 # CHECK: vrshr.u32 d16, d16, #32 1154 # CHECK: vrshr.u64 d16, d16, #64 1156 # CHECK: vrshr.s8 q8, q8, #8 1158 # CHECK: vrshr.s16 q8, q8, #16 [all …]
|
D | neon.txt | 1317 # CHECK: vrshr.s8 d16, d16, #8 1319 # CHECK: vrshr.s16 d16, d16, #16 1321 # CHECK: vrshr.s32 d16, d16, #32 1323 # CHECK: vrshr.s64 d16, d16, #64 1325 # CHECK: vrshr.u8 d16, d16, #8 1327 # CHECK: vrshr.u16 d16, d16, #16 1329 # CHECK: vrshr.u32 d16, d16, #32 1331 # CHECK: vrshr.u64 d16, d16, #64 1333 # CHECK: vrshr.s8 q8, q8, #8 1335 # CHECK: vrshr.s16 q8, q8, #16 [all …]
|
/external/arm-neon-tests/ |
D | ref_vrshr_n.c | 40 vrshr##Q##_n_##T2##W(VECT_VAR(vector, T1, W, N), \ in exec_vrshr_n()
|
/external/libjpeg-turbo/simd/ |
D | jsimd_arm_neon.S | 979 vrshr.s32 q10, q10, #\shift 980 vrshr.s32 q14, q14, #\shift 992 vrshr.s32 q10, q10, #\shift 993 vrshr.s32 q15, q15, #\shift 1151 vrshr.s32 q10, q10, #\shift 1152 vrshr.s32 q14, q14, #\shift
|