Searched refs:ResultVT (Results 1 – 8 of 8) sorted by relevance
/external/swiftshader/third_party/LLVM/lib/VMCore/ |
D | ValueTypes.cpp | 37 EVT ResultVT; in getExtendedVectorVT() local 38 ResultVT.LLVMTy = VectorType::get(VT.getTypeForEVT(Context), NumElements); in getExtendedVectorVT() 39 assert(ResultVT.isExtended() && "Type is not extended!"); in getExtendedVectorVT() 40 return ResultVT; in getExtendedVectorVT()
|
/external/llvm/lib/IR/ |
D | ValueTypes.cpp | 42 EVT ResultVT; in getExtendedVectorVT() local 43 ResultVT.LLVMTy = VectorType::get(VT.getTypeForEVT(Context), NumElements); in getExtendedVectorVT() 44 assert(ResultVT.isExtended() && "Type is not extended!"); in getExtendedVectorVT() 45 return ResultVT; in getExtendedVectorVT()
|
/external/llvm/lib/CodeGen/SelectionDAG/ |
D | LegalizeTypes.cpp | 223 EVT ResultVT = N->getValueType(i); in run() local 224 switch (getTypeAction(ResultVT)) { in run() 245 assert(isLegalInHWReg(ResultVT) && in run()
|
D | DAGCombiner.cpp | 12259 EVT ResultVT = EVE->getValueType(0); in ReplaceExtractVectorEltOfLoadWithNarrowedLoad() local 12297 if (ResultVT.bitsGT(VecEltVT)) { in ReplaceExtractVectorEltOfLoadWithNarrowedLoad() 12300 ISD::LoadExtType ExtType = TLI.isLoadExtLegal(ISD::ZEXTLOAD, ResultVT, in ReplaceExtractVectorEltOfLoadWithNarrowedLoad() 12305 ExtType, SDLoc(EVE), ResultVT, OriginalLoad->getChain(), NewPtr, MPI, in ReplaceExtractVectorEltOfLoadWithNarrowedLoad() 12315 if (ResultVT.bitsLT(VecEltVT)) in ReplaceExtractVectorEltOfLoadWithNarrowedLoad() 12316 Load = DAG.getNode(ISD::TRUNCATE, SDLoc(EVE), ResultVT, Load); in ReplaceExtractVectorEltOfLoadWithNarrowedLoad() 12318 Load = DAG.getBitcast(ResultVT, Load); in ReplaceExtractVectorEltOfLoadWithNarrowedLoad()
|
/external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/ |
D | LegalizeTypes.cpp | 223 EVT ResultVT = N->getValueType(i); in run() local 224 switch (getTypeAction(ResultVT)) { in run()
|
/external/llvm/lib/Target/X86/ |
D | X86ISelLowering.cpp | 4423 EVT ResultVT = EVT::getVectorVT(*DAG.getContext(), ElVT, in extractSubVector() local 4428 return DAG.getUNDEF(ResultVT); in extractSubVector() 4441 dl, ResultVT, makeArrayRef(Vec->op_begin() + IdxVal, ElemsPerChunk)); in extractSubVector() 4444 return DAG.getNode(ISD::EXTRACT_SUBVECTOR, dl, ResultVT, Vec, VecIdx); in extractSubVector() 4477 EVT ResultVT = Result.getValueType(); in insertSubVector() local 4488 return DAG.getNode(ISD::INSERT_SUBVECTOR, dl, ResultVT, Result, Vec, VecIdx); in insertSubVector() 4508 EVT ResultVT = Result.getValueType(); in insert128BitVector() local 4510 SDValue Undef = DAG.getUNDEF(ResultVT); in insert128BitVector() 4511 SDValue Vec256 = DAG.getNode(ISD::INSERT_SUBVECTOR, dl, ResultVT, Undef, in insert128BitVector() 4515 MVT ScalarType = ResultVT.getVectorElementType().getSimpleVT(); in insert128BitVector() [all …]
|
/external/swiftshader/third_party/LLVM/lib/Target/X86/ |
D | X86ISelLowering.cpp | 88 EVT ResultVT = EVT::getVectorVT(*DAG.getContext(), ElVT, in Extract128BitVector() local 93 return DAG.getNode(ISD::UNDEF, dl, ResultVT); in Extract128BitVector() 108 SDValue Result = DAG.getNode(ISD::EXTRACT_SUBVECTOR, dl, ResultVT, Vec, in Extract128BitVector() 133 EVT ResultVT = Result.getValueType(); in Insert128BitVector() local 144 Result = DAG.getNode(ISD::INSERT_SUBVECTOR, dl, ResultVT, Result, Vec, in Insert128BitVector()
|
/external/llvm/lib/Target/AArch64/ |
D | AArch64FastISel.cpp | 184 unsigned emitLoad(MVT VT, MVT ResultVT, Address Addr, bool WantZExt = true,
|