Searched refs:SecondReg (Results 1 – 5 of 5) sorted by relevance
/external/llvm/lib/Target/ARM/ |
D | ARMLoadStoreOptimizer.cpp | 2058 unsigned &SecondReg, in CanFormLdStDWord() argument 2120 SecondReg = Op1->getOperand(0).getReg(); in CanFormLdStDWord() 2121 if (FirstReg == SecondReg) in CanFormLdStDWord() 2217 unsigned FirstReg = 0, SecondReg = 0; in RescheduleOps() local 2225 FirstReg, SecondReg, BaseReg, in RescheduleOps() 2233 MRI->constrainRegClass(SecondReg, TRC); in RescheduleOps() 2239 .addReg(SecondReg, RegState::Define) in RescheduleOps() 2253 .addReg(SecondReg) in RescheduleOps() 2270 MRI->setRegAllocationHint(FirstReg, ARMRI::RegPairEven, SecondReg); in RescheduleOps() 2271 MRI->setRegAllocationHint(SecondReg, ARMRI::RegPairOdd, FirstReg); in RescheduleOps()
|
/external/llvm/lib/Target/AArch64/AsmParser/ |
D | AArch64AsmParser.cpp | 4651 int SecondReg = tryParseRegister(); in tryParseGPRSeqPair() local 4652 if (SecondReg ==-1) { in tryParseGPRSeqPair() 4656 if (RI->getEncodingValue(SecondReg) != FirstEncoding + 1 || in tryParseGPRSeqPair() 4657 (isXReg && !XRegClass.contains(SecondReg)) || in tryParseGPRSeqPair() 4658 (isWReg && !WRegClass.contains(SecondReg))) { in tryParseGPRSeqPair()
|
/external/llvm/lib/Target/PowerPC/ |
D | PPCInstrInfo.cpp | 792 SecondReg = SwapOps ? TrueReg : FalseReg; in insertSelect() local 809 .addReg(FirstReg).addReg(SecondReg) in insertSelect()
|
/external/swiftshader/third_party/subzero/src/ |
D | IceTargetLoweringMIPS32.cpp | 1937 const auto SecondReg = in legalizeMov() local 1940 SrcGPRLo = Target->makeReg(IceType_i32, SecondReg); in legalizeMov() 2009 const auto SecondReg = in legalizeMov() local 2012 Variable *SrcGPRLo = Target->makeReg(IceType_i32, SecondReg); in legalizeMov() 2096 const auto SecondReg = in legalizeMov() local 2099 Variable *DstGPRLo = Target->makeReg(IceType_i32, SecondReg); in legalizeMov()
|
/external/llvm/lib/Target/Mips/AsmParser/ |
D | MipsAsmParser.cpp | 3140 unsigned SecondReg = Inst.getOperand(1).getReg(); in expandTrunc() local 3156 FirstReg, SecondReg, IDLoc, STI); in expandTrunc() 3164 FirstReg, SecondReg, IDLoc, STI); in expandTrunc()
|