Searched refs:X1100 (Results 1 – 2 of 2) sorted by relevance
| /external/valgrind/VEX/priv/ |
| D | host_arm_defs.c | 2834 #define X1100 BITS4(1,1,0,0) macro
3098 case ARMalu_OR: subopc = X1100; break; in emit_ARMInstr()
3707 insn = XXXXXXXX(0xE, X1110,X1011,X0000,dD,X1011,X1100,dM); in emit_ARMInstr()
3713 insn = XXXXXXXX(0xE, X1110,X1011,X0001,dD,X1011,X1100,dM); in emit_ARMInstr()
3794 X1011, X1100, dM); in emit_ARMInstr()
3908 X1100, (regF >> 1) & 0xF, in emit_ARMInstr()
4065 X1100, BITS4(0,Q,M,0), regM); in emit_ARMInstr()
4561 X1100, BITS4(N,0,M,0), regM); in emit_ARMInstr()
4565 X1100, BITS4(N,0,M,0), regM); in emit_ARMInstr()
5081 #undef X1100
|
| /external/guava/guava-tests/benchmark/com/google/common/base/ |
| D | EnumsBenchmark.java | 157 X1098, X1099, X1100, X1101, X1102, X1103, X1104, X1105, X1106, X1107, X1108, X1109, X1110, enumConstant
|