Home
last modified time | relevance | path

Searched refs:i176 (Results 1 – 21 of 21) sorted by relevance

/external/llvm/test/CodeGen/Thumb2/
D2009-08-01-WrongLDRBOpc.ll54 bb.i171.i.i: ; preds = %bb3.i176.i.i, %bb36.i.i.i, %bb5.i185.i.i
55 %2 = phi i32 [ %4, %bb3.i176.i.i ], [ 0, %bb36.i.i.i ], [ 0, %bb5.i185.i.i ] ; <i32> [#uses=6]
71 br i1 %exitcond.i174.i.i, label %bb3.i176.i.i, label %bb1.i175.i.i
73 bb3.i176.i.i: ; preds = %bb1.i175.i.i
77 bb5.i177.i.i: ; preds = %bb3.i176.i.i
/external/swiftshader/third_party/LLVM/test/CodeGen/Thumb2/
D2009-08-01-WrongLDRBOpc.ll54 bb.i171.i.i: ; preds = %bb3.i176.i.i, %bb36.i.i.i, %bb5.i185.i.i
55 %2 = phi i32 [ %4, %bb3.i176.i.i ], [ 0, %bb36.i.i.i ], [ 0, %bb5.i185.i.i ] ; <i32> [#uses=6]
71 br i1 %exitcond.i174.i.i, label %bb3.i176.i.i, label %bb1.i175.i.i
73 bb3.i176.i.i: ; preds = %bb1.i175.i.i
77 bb5.i177.i.i: ; preds = %bb3.i176.i.i
/external/llvm/test/CodeGen/PowerPC/
Dpr18663-2.ll55 br i1 undef, label %if.then.i.i.i.i176, label %_ZN4Foam6stringC2ERKS0_.exit.i
57 if.then.i.i.i.i176: ; preds = %invoke.cont
61 .noexc: ; preds = %if.then.i.i.i.i176
92 lpad: ; preds = %if.then.i.i.i.i176, %entry
/external/libcxx/test/std/algorithms/alg.sorting/alg.heap.operations/is.heap/
Dis_heap.pass.cpp318 int i176[] = {0, 1, 1, 1, 0, 0, 0}; in test() local
445 assert(std::is_heap(i176, i176+7) == (std::is_heap_until(i176, i176+7) == i176+7)); in test()
Dis_heap_until.pass.cpp318 int i176[] = {0, 1, 1, 1, 0, 0, 0}; in test() local
445 assert(std::is_heap_until(i176, i176+7) == i176+1); in test()
Dis_heap_until_comp.pass.cpp319 int i176[] = {0, 1, 1, 1, 0, 0, 0}; in test() local
446 assert(std::is_heap_until(i176, i176+7, std::greater<int>()) == i176+4); in test()
Dis_heap_comp.pass.cpp319 int i176[] = {0, 1, 1, 1, 0, 0, 0}; in test() local
446 …assert(std::is_heap(i176, i176+7, std::greater<int>()) == (std::is_heap_until(i176, i176+7, std::g… in test()
/external/r8/src/test/examples/regalloc/
DRegAlloc.java168 int i174 = identity(174); int i175 = identity(175); int i176 = identity(176); in binaryOpUsingHighRegistersLocals() local
218 i168 + i169 + i170 + i171 + i172 + i173 + i174 + i175 + i176 + i177 + i178 + i179 + in binaryOpUsingHighRegistersLocals()
292 double i174 = identity(174.0); double i175 = identity(175.0); double i176 = identity(176.0); in binaryDoubleOpUsingHighRegistersLocals() local
339 i168 + i169 + i170 + i171 + i172 + i173 + i174 + i175 + i176 + i177 + i178 + i179 + in binaryDoubleOpUsingHighRegistersLocals()
/external/r8/src/test/examples/invoke/
DInvoke.java352 int i174, int i175, int i176, int i177, int i178, int i179, int i180, int i181, int i182, in manyArgs() argument
405 int i173 = 173; int i174 = 174; int i175 = 175; int i176 = 176; int i177 = 177; in rangeInvokeWithManyLocals() local
435 i171, i172, i173, i174, i175, i176, i177, i178, i179, i180, i181, i182, i183, i184, i185, in rangeInvokeWithManyLocals()
/external/llvm/test/Transforms/InstCombine/
Dor.ll370 define <4 x i32> @test32(<4 x i1> %and.i1352, <4 x i32> %vecinit6.i176, <4 x i32> %vecinit6.i191) {
372 ; CHECK-NEXT: [[OR_I:%.*]] = select <4 x i1> %and.i1352, <4 x i32> %vecinit6.i176, <4 x i32> %ve…
376 %and.i129 = and <4 x i32> %vecinit6.i176, %and.i135
/external/llvm/test/CodeGen/Generic/
DAPIntLoadStore.ll352 @i176_l = external global i176 ; <i176*> [#uses=1]
353 @i176_s = external global i176 ; <i176*> [#uses=1]
1566 %tmp = load i176, i176* @i176_l ; <i176> [#uses=1]
1567 store i176 %tmp, i176* @i176_s
DAPIntSextParam.ll177 @i176_s = external global i176 ; <i176*> [#uses=1]
1134 define void @i176_ls(i176 signext %x) nounwind {
1135 store i176 %x, i176* @i176_s
DAPIntParam.ll177 @i176_s = external global i176 ; <i176*> [#uses=1]
1134 define void @i176_ls(i176 %x) nounwind {
1135 store i176 %x, i176* @i176_s
DAPIntZextParam.ll177 @i176_s = external global i176 ; <i176*> [#uses=1]
1134 define void @i176_ls(i176 zeroext %x) nounwind {
1135 store i176 %x, i176* @i176_s
/external/swiftshader/third_party/LLVM/test/Transforms/InstCombine/
Dor.ll340 define <4 x i32> @test32(<4 x i1> %and.i1352, <4 x i32> %vecinit6.i176, <4 x i32> %vecinit6.i191) {
342 %and.i129 = and <4 x i32> %vecinit6.i176, %and.i135 ; <<4 x i32>> [#uses=1]
/external/swiftshader/third_party/LLVM/test/CodeGen/Generic/
DAPIntLoadStore.ll352 @i176_l = external global i176 ; <i176*> [#uses=1]
353 @i176_s = external global i176 ; <i176*> [#uses=1]
1566 %tmp = load i176* @i176_l ; <i176> [#uses=1]
1567 store i176 %tmp, i176* @i176_s
DAPIntParam.ll177 @i176_s = external global i176 ; <i176*> [#uses=1]
1134 define void @i176_ls(i176 %x) nounwind {
1135 store i176 %x, i176* @i176_s
DAPIntSextParam.ll177 @i176_s = external global i176 ; <i176*> [#uses=1]
1134 define void @i176_ls(i176 signext %x) nounwind {
1135 store i176 %x, i176* @i176_s
DAPIntZextParam.ll177 @i176_s = external global i176 ; <i176*> [#uses=1]
1134 define void @i176_ls(i176 zeroext %x) nounwind {
1135 store i176 %x, i176* @i176_s
/external/swiftshader/third_party/LLVM/test/Transforms/ArgumentPromotion/
Dpr3085.ll475 br i1 false, label %bb26.i180, label %bb25.i176
477 bb25.i176: ; preds = %bb24.i175
480 bb26.i180: ; preds = %bb25.i176, %bb24.i175
/external/llvm/test/Transforms/ArgumentPromotion/
Dpr3085.ll475 br i1 false, label %bb26.i180, label %bb25.i176
477 bb25.i176: ; preds = %bb24.i175
480 bb26.i180: ; preds = %bb25.i176, %bb24.i175