/external/valgrind/coregrind/m_syswrap/ |
D | syscall-mips32-linux.S | 105 lw $7, 72($29) /* nsigwords */ 113 lw $8, 48($29) /* t0 == ThreadState */ 115 lw $2, 52($29) /* v0 == syscallno */ 116 lw $4, OFFSET_mips32_r4($8) 117 lw $5, OFFSET_mips32_r5($8) 118 lw $6, OFFSET_mips32_r6($8) 119 lw $7, OFFSET_mips32_r7($8) 121 lw $9, OFFSET_mips32_r29($8) 122 lw $10, 16($9) 124 lw $10, 20($9) [all …]
|
/external/llvm/test/MC/Mips/ |
D | set-at-directive.s | 10 # CHECK: lw $2, 0($1) 12 lw $2, 65536($2) 16 # CHECK: lw $1, 0($2) 18 lw $1, 65536($1) 22 # CHECK: lw $1, 0($3) 24 lw $1, 65536($1) 28 # CHECK: lw $1, 0($4) 30 lw $1, 65536($1) 34 # CHECK: lw $1, 0($5) 36 lw $1, 65536($1) [all …]
|
D | expr1.s | 10 # 32R2-EL: lw $4, %lo(foo)($4) # encoding: [A,A,0x84,0x8c] 12 # 32R2-EL: lw $4, 56($4) # encoding: [0x38,0x00,0x84,0x8c] 13 # 32R2-EL: lw $4, %lo(8+foo)($4) # encoding: [A,A,0x84,0x8c] 15 # 32R2-EL: lw $4, %lo(8+foo)($4) # encoding: [A,A,0x84,0x8c] 17 # 32R2-EL: lw $4, %lo(8+foo)($4) # encoding: [A,A,0x84,0x8c] 19 # 32R2-EL: lw $4, 10($4) # encoding: [0x0a,0x00,0x84,0x8c] 20 # 32R2-EL: lw $4, 15($4) # encoding: [0x0f,0x00,0x84,0x8c] 21 # 32R2-EL: lw $4, 21($4) # encoding: [0x15,0x00,0x84,0x8c] 22 # 32R2-EL: lw $4, 28($4) # encoding: [0x1c,0x00,0x84,0x8c] 23 # 32R2-EL: lw $4, %lo(65542)($4) # encoding: [0x06,0x00,0x84,0x8c] [all …]
|
D | mips-memory-instructions.s | 27 # CHECK: lw $4, 4($5) # encoding: [0x04,0x00,0xa4,0x8c] 32 # CHECK: lw $4, 4($5) # encoding: [0x04,0x00,0xa4,0x8c] 33 # CHECK: lw $7, 0($7) # encoding: [0x00,0x00,0xe7,0x8c] 34 # CHECK: lw $2, 16($sp) # encoding: [0x10,0x00,0xa2,0x8f] 37 lw $4, 4($5) 42 lw $4, 4($5) 43 lw $7, ($7) 44 lw $2, 16($sp)
|
D | cprestore-noreorder.s | 39 # CHECK: lw $gp, 8($sp) # encoding: [0x8f,0xbc,0x00,0x08] 43 # CHECK: lw $gp, 8($sp) # encoding: [0x8f,0xbc,0x00,0x08] 45 # CHECK: lw $25, %got(foo)($gp) # encoding: [0x8f,0x99,A,A] 51 # CHECK: lw $gp, 8($sp) # encoding: [0x8f,0xbc,0x00,0x08] 57 # MICROMIPS: lw $gp, 8($sp) # encoding: [0xff,0x9d,0x00,0x08] 61 # MICROMIPS: lw $gp, 8($sp) # encoding: [0xff,0x9d,0x00,0x08] 63 # MICROMIPS: lw $25, %got(foo)($gp) # encoding: [0xff,0x3c,A,A] 69 # MICROMIPS: lw $gp, 8($sp) # encoding: [0xff,0x9d,0x00,0x08] 74 # NO-PIC-NOT: lw $gp, 8($sp) # encoding: [0x8f,0xbc,0x00,0x08] 77 # NO-PIC-NOT: lw $gp, 8($sp) # encoding: [0x8f,0xbc,0x00,0x08] [all …]
|
D | cprestore-reorder.s | 40 # CHECK: lw $gp, 8($sp) # encoding: [0x8f,0xbc,0x00,0x08] 44 # CHECK: lw $gp, 8($sp) # encoding: [0x8f,0xbc,0x00,0x08] 46 # CHECK: lw $25, %got(foo)($gp) # encoding: [0x8f,0x99,A,A] 52 # CHECK: lw $gp, 8($sp) # encoding: [0x8f,0xbc,0x00,0x08] 58 # MICROMIPS: lw $gp, 8($sp) # encoding: [0xff,0x9d,0x00,0x08] 62 # MICROMIPS: lw $gp, 8($sp) # encoding: [0xff,0x9d,0x00,0x08] 64 # MICROMIPS: lw $25, %got(foo)($gp) # encoding: [0xff,0x3c,A,A] 70 # MICROMIPS: lw $gp, 8($sp) # encoding: [0xff,0x9d,0x00,0x08] 75 # NO-PIC-NOT: lw $gp, 8($sp) # encoding: [0x8f,0xbc,0x00,0x08] 78 # NO-PIC-NOT: lw $gp, 8($sp) # encoding: [0x8f,0xbc,0x00,0x08] [all …]
|
D | macro-la-pic.s | 9 la $5, symbol # CHECK: lw $5, %got(symbol)($gp) # encoding: [0x8f,0x85,A,A] 11 la $5, symbol($6) # CHECK: lw $5, %got(symbol)($gp) # encoding: [0x8f,0x85,A,A] 14 la $6, symbol($6) # CHECK: lw $1, %got(symbol)($gp) # encoding: [0x8f,0x81,A,A] 17 la $5, symbol+8 # CHECK: lw $5, %got(symbol+8)($gp) # encoding: [0x8f,0x85,A,A] 19 la $5, symbol+8($6) # CHECK: lw $5, %got(symbol+8)($gp) # encoding: [0x8f,0x85,A,A] 22 la $6, symbol+8($6) # CHECK: lw $1, %got(symbol+8)($gp) # encoding: [0x8f,0x81,A,A] 26 la $5, 1f # CHECK: lw $5, %got($tmp0)($gp) # encoding: [0x8f,0x85,A,A] 33 la $25, symbol # CHECK: lw $25, %call16(symbol)($gp) # encoding: [0x8f,0x99,A,A] 35 la $25, symbol($6) # CHECK: lw $25, %got(symbol)($gp) # encoding: [0x8f,0x99,A,A] 38 la $25, symbol($25) # CHECK: lw $1, %got(symbol)($gp) # encoding: [0x8f,0x81,A,A] [all …]
|
D | elf-relsym.s | 47 lw $2, %got($.str)($1) 49 lw $3, %got(gc1)($1) 51 lw $2, %got($.str1)($1) 53 lw $3, %got(gc2)($1) 55 lw $2, %got($CPI0_0)($1) 57 lw $2, %got(gd1)($1) 59 lw $3, %got($CPI0_1)($1) 61 lw $1, %got(gd2)($1)
|
/external/llvm/test/CodeGen/Mips/ |
D | hf16_1.ll | 168 ; 1: lw ${{[0-9]+}}, %got(__mips16_call_stub_1)(${{[0-9]+}}) 169 ; 2: lw ${{[0-9]+}}, %call16(v_sf)(${{[0-9]+}}) 171 ; 1: lw ${{[0-9]+}}, %got(__mips16_call_stub_2)(${{[0-9]+}}) 172 ; 2: lw ${{[0-9]+}}, %call16(v_df)(${{[0-9]+}}) 174 ; 1: lw ${{[0-9]+}}, %got(__mips16_call_stub_5)(${{[0-9]+}}) 175 ; 2: lw ${{[0-9]+}}, %call16(v_sf_sf)(${{[0-9]+}}) 177 ; 1: lw ${{[0-9]+}}, %got(__mips16_call_stub_6)(${{[0-9]+}}) 178 ; 2: lw ${{[0-9]+}}, %call16(v_df_sf)(${{[0-9]+}}) 180 ; 1: lw ${{[0-9]+}}, %got(__mips16_call_stub_10)(${{[0-9]+}}) 181 ; 2: lw ${{[0-9]+}}, %call16(v_df_df)(${{[0-9]+}}) [all …]
|
D | inlineasm_constraint_ZC.ll | 11 …call void asm sideeffect "lw $$1, $0", "*^ZC,~{$1}"(i32* getelementptr inbounds ([8193 x i32], [81… 13 ; ALL: lw $[[BASEPTR:[0-9]+]], %got(data)( 15 ; ALL: lw $1, 0($[[BASEPTR]]) 25 …call void asm sideeffect "lw $$1, $0", "*^ZC,~{$1}"(i32* getelementptr inbounds ([8193 x i32], [81… 27 ; ALL: lw $[[BASEPTR:[0-9]+]], %got(data)( 29 ; ALL: lw $1, -4($[[BASEPTR]]) 39 …call void asm sideeffect "lw $$1, $0", "*^ZC,~{$1}"(i32* getelementptr inbounds ([8193 x i32], [81… 41 ; ALL: lw $[[BASEPTR:[0-9]+]], %got(data)( 43 ; ALL: lw $1, 4($[[BASEPTR]]) 53 …call void asm sideeffect "lw $$1, $0", "*^ZC,~{$1}"(i32* getelementptr inbounds ([8193 x i32], [81… [all …]
|
D | interrupt-attr.ll | 38 ; CHECK: lw $26, [[R4:[0-9]+]]($sp) 40 ; CHECK: lw $26, [[R3:[0-9]+]]($sp) 42 ; CHECK: lw $1, {{[0-9]+}}($sp) 43 ; CHECK: lw $gp, {{[0-9]+}}($sp) 44 ; CHECK: lw $ra, [[R5:[0-9]+]]($sp) 45 ; CHECK: lw $8, {{[0-9]+}}($sp) 46 ; CHECK: lw $9, {{[0-9]+}}($sp) 47 ; CHECK: lw $10, {{[0-9]+}}($sp) 48 ; CHECK: lw $11, {{[0-9]+}}($sp) 49 ; CHECK: lw $12, {{[0-9]+}}($sp) [all …]
|
D | inlineasm_constraint_R.ll | 9 …call void asm sideeffect "lw $$1, $0", "*R,~{$1}"(i32* getelementptr inbounds ([8193 x i32], [8193… 11 ; CHECK: lw $[[BASEPTR:[0-9]+]], %got(data)( 13 ; CHECK: lw $1, 0($[[BASEPTR]]) 23 …call void asm sideeffect "lw $$1, $0", "*R,~{$1}"(i32* getelementptr inbounds ([8193 x i32], [8193… 25 ; CHECK: lw $[[BASEPTR:[0-9]+]], %got(data)( 27 ; CHECK: lw $1, 4($[[BASEPTR]]) 37 …call void asm sideeffect "lw $$1, $0", "*R,~{$1}"(i32* getelementptr inbounds ([8193 x i32], [8193… 39 ; CHECK-DAG: lw $[[BASEPTR:[0-9]+]], %got(data)( 41 ; CHECK: lw $1, 252($[[BASEPTR]]) 51 …call void asm sideeffect "lw $$1, $0", "*R,~{$1}"(i32* getelementptr inbounds ([8193 x i32], [8193… [all …]
|
D | inlineasm_constraint_m.ll | 9 …call void asm sideeffect "lw $$1, $0", "*m,~{$1}"(i32* getelementptr inbounds ([8193 x i32], [8193… 11 ; CHECK: lw $[[BASEPTR:[0-9]+]], %got(data)( 13 ; CHECK: lw $1, 0($[[BASEPTR]]) 23 …call void asm sideeffect "lw $$1, $0", "*m,~{$1}"(i32* getelementptr inbounds ([8193 x i32], [8193… 25 ; CHECK: lw $[[BASEPTR:[0-9]+]], %got(data)( 27 ; CHECK: lw $1, 4($[[BASEPTR]]) 37 …call void asm sideeffect "lw $$1, $0", "*m,~{$1}"(i32* getelementptr inbounds ([8193 x i32], [8193… 39 ; CHECK-DAG: lw $[[BASEPTR:[0-9]+]], %got(data)( 41 ; CHECK: lw $1, 32764($[[BASEPTR]]) 51 …call void asm sideeffect "lw $$1, $0", "*m,~{$1}"(i32* getelementptr inbounds ([8193 x i32], [8193… [all …]
|
D | fp16instrinsmc.ll | 113 ;pic: lw ${{[0-9]+}}, %call16(sinf)(${{[0-9]+}}) 114 ;pic: lw ${{[0-9]+}}, %got(__mips16_call_stub_sf_1)(${{[0-9]+}}) 127 ;pic: lw ${{[0-9]+}}, %call16(sin)(${{[0-9]+}}) 128 ;pic: lw ${{[0-9]+}}, %got(__mips16_call_stub_df_2)(${{[0-9]+}}) 141 ;pic: lw ${{[0-9]+}}, %call16(cosf)(${{[0-9]+}}) 142 ;pic: lw ${{[0-9]+}}, %got(__mips16_call_stub_sf_1)(${{[0-9]+}}) 155 ;pic: lw ${{[0-9]+}}, %call16(cos)(${{[0-9]+}}) 156 ;pic: lw ${{[0-9]+}}, %got(__mips16_call_stub_df_2)(${{[0-9]+}}) 169 ;pic: lw ${{[0-9]+}}, %call16(sqrtf)(${{[0-9]+}}) 170 ;pic: lw ${{[0-9]+}}, %got(__mips16_call_stub_sf_1)(${{[0-9]+}}) [all …]
|
D | zeroreg.ll | 15 ; 32-CMOV: lw $2, 0(${{[0-9]+}}) 18 ; 32R6: lw $[[R0:[0-9]+]], 0(${{[0-9]+}}) 21 ; 64-CMOV: lw $2, 0(${{[0-9]+}}) 24 ; 64R6: lw $[[R0:[0-9]+]], 0(${{[0-9]+}}) 37 ; 32-CMOV: lw $2, 0(${{[0-9]+}}) 40 ; 32R6: lw $[[R0:[0-9]+]], 0(${{[0-9]+}}) 43 ; 64-CMOV: lw $2, 0(${{[0-9]+}}) 46 ; 64R6: lw $[[R0:[0-9]+]], 0(${{[0-9]+}}) 61 ; 32-CMOV-DAG: lw $[[R0:2]], 0(${{[0-9]+}}) 62 ; 32-CMOV-DAG: lw $[[R1:3]], 4(${{[0-9]+}}) [all …]
|
D | global-address.ll | 13 ; PIC-O32: lw $[[R0:[0-9]+]], %got(s1) 14 ; PIC-O32: lw ${{[0-9]+}}, %lo(s1)($[[R0]]) 15 ; PIC-O32: lw ${{[0-9]+}}, %got(g1) 17 ; STATIC-O32: lw ${{[0-9]+}}, %lo(s1)($[[R1]]) 19 ; STATIC-O32: lw ${{[0-9]+}}, %lo(g1)($[[R2]]) 21 ; PIC-N32: lw $[[R0:[0-9]+]], %got_page(s1) 22 ; PIC-N32: lw ${{[0-9]+}}, %got_ofst(s1)($[[R0]]) 23 ; PIC-N32: lw ${{[0-9]+}}, %got_disp(g1) 25 ; STATIC-N32: lw ${{[0-9]+}}, %lo(s1)($[[R1]]) 27 ; STATIC-N32: lw ${{[0-9]+}}, %lo(g1)($[[R2]]) [all …]
|
/external/valgrind/coregrind/m_dispatch/ |
D | dispatch-mips32-linux.S | 113 lw $4, 60($29) 120 lw $31, 16($29) 123 lw $16, 20($29) 124 lw $17, 24($29) 125 lw $18, 28($29) 126 lw $19, 32($29) 127 lw $20, 36($29) 128 lw $21, 40($29) 129 lw $22, 44($29) 130 lw $23, 48($29) [all …]
|
/external/eigen/bench/btl/data/ |
D | perlib_plot_settings.txt | 1 eigen3 ; with lines lw 4 lt 1 lc rgbcolor "black" 2 eigen2 ; with lines lw 3 lt 1 lc rgbcolor "#999999" 3 EigenBLAS ; with lines lw 3 lt 3 lc rgbcolor "#999999" 4 eigen3_novec ; with lines lw 2 lt 1 lc rgbcolor "#999999" 5 eigen3_nogccvec ; with lines lw 2 lt 2 lc rgbcolor "#991010" 6 INTEL_MKL ; with lines lw 3 lt 1 lc rgbcolor "#ff0000" 7 ATLAS ; with lines lw 3 lt 1 lc rgbcolor "#008000" 8 gmm ; with lines lw 3 lt 1 lc rgbcolor "#0000ff" 9 ublas ; with lines lw 3 lt 1 lc rgbcolor "#00b7ff" 10 mtl4 ; with lines lw 3 lt 1 lc rgbcolor "#d18847" [all …]
|
/external/swiftshader/third_party/subzero/tests_lit/llvm2ice_tests/ |
D | vector-arg.ll | 32 ; MIPS32: lw v0,{{.*}}(sp) 33 ; MIPS32: lw v1,{{.*}}(sp) 56 ; MIPS32: lw v0,{{.*}}(sp) 57 ; MIPS32: lw v1,{{.*}}(sp) 58 ; MIPS32: lw a1,{{.*}}(sp) 59 ; MIPS32: lw a2,{{.*}}(sp) 82 ; MIPS32: lw v0,{{.*}}(sp) 83 ; MIPS32: lw v1,{{.*}}(sp) 84 ; MIPS32: lw a1,{{.*}}(sp) 85 ; MIPS32: lw a2,{{.*}}(sp) [all …]
|
D | nop-insertion-no-vectors.ll | 34 ; MIPS32P50N1: lw {{.*}} 38 ; MIPS32P50N1: lw {{.*}} 44 ; MIPS32P50N1: lw {{.*}} 49 ; MIPS32P50N1: lw {{.*}} 53 ; MIPS32P50N1: lw {{.*}} 58 ; MIPS32P50N1: lw {{.*}} 61 ; MIPS32P50N1: lw {{.*}} 62 ; MIPS32P50N1: lw {{.*}} 66 ; MIPS32P50N1: lw {{.*}} 68 ; MIPS32P50N1: lw {{.*}} [all …]
|
/external/llvm/test/CodeGen/Mips/Fast-ISel/ |
D | icmpa.ll | 21 ; CHECK-DAG: lw $[[REG_D_GOT:[0-9+]]], %got(d)(${{[0-9]+}}) 22 ; CHECK-DAG: lw $[[REG_C_GOT:[0-9+]]], %got(c)(${{[0-9]+}}) 23 ; CHECK-DAG: lw $[[REG_D:[0-9]+]], 0($[[REG_D_GOT]]) 24 ; CHECK-DAG: lw $[[REG_C:[0-9]+]], 0($[[REG_C_GOT]]) 42 ; CHECK-DAG: lw $[[REG_D_GOT:[0-9+]]], %got(d)(${{[0-9]+}}) 43 ; CHECK-DAG: lw $[[REG_C_GOT:[0-9+]]], %got(c)(${{[0-9]+}}) 44 ; CHECK-DAG: lw $[[REG_D:[0-9]+]], 0($[[REG_D_GOT]]) 45 ; CHECK-DAG: lw $[[REG_C:[0-9]+]], 0($[[REG_C_GOT]]) 63 ; CHECK-DAG: lw $[[REG_UD_GOT:[0-9+]]], %got(ud)(${{[0-9]+}}) 64 ; CHECK-DAG: lw $[[REG_UC_GOT:[0-9+]]], %got(uc)(${{[0-9]+}}) [all …]
|
D | logopm.ll | 36 ; CHECK-DAG: lw $[[UB_ADDR:[0-9]+]], %got(ub)($[[REG_GP]]) 37 ; CHECK-DAG: lw $[[UB2_ADDR:[0-9]+]], %got(ub2)($[[REG_GP]]) 38 ; CHECK-DAG: lw $[[UB1_ADDR:[0-9]+]], %got(ub1)($[[REG_GP]]) 59 ; CHECK-DAG: lw $[[UB_ADDR:[0-9]+]], %got(ub)($[[REG_GP]]) 60 ; CHECK-DAG: lw $[[UB1_ADDR:[0-9]+]], %got(ub1)($[[REG_GP]]) 82 ; CHECK-DAG: lw $[[UB_ADDR:[0-9]+]], %got(ub)($[[REG_GP]]) 84 ; CHECK-DAG: lw $[[UB1_ADDR:[0-9]+]], %got(ub1)($[[REG_GP]]) 107 ; CHECK-DAG: lw $[[UB_ADDR:[0-9]+]], %got(ub)($[[REG_GP]]) 108 ; CHECK-DAG: lw $[[UB2_ADDR:[0-9]+]], %got(ub2)($[[REG_GP]]) 109 ; CHECK-DAG: lw $[[UB1_ADDR:[0-9]+]], %got(ub1)($[[REG_GP]]) [all …]
|
/external/v8/src/builtins/mips/ |
D | builtins-mips.cc | 35 __ lw(cp, FieldMemOperand(a1, JSFunction::kContextOffset)); in Generate_Adaptor() local 77 __ lw(a2, FieldMemOperand(a1, JSFunction::kPrototypeOrInitialMapOffset)); in Generate_InternalArrayCode() local 106 __ lw(a2, FieldMemOperand(a1, JSFunction::kPrototypeOrInitialMapOffset)); in Generate_ArrayCode() local 152 __ lw(a2, MemOperand(at)); in Generate_MathMaxMin() local 159 __ lw(t0, FieldMemOperand(a2, HeapObject::kMapOffset)); in Generate_MathMaxMin() local 258 __ lw(a0, MemOperand(at)); in Generate_NumberConstructor() local 296 __ lw(cp, FieldMemOperand(a1, JSFunction::kContextOffset)); in Generate_NumberConstructor_ConstructStub() local 305 __ lw(a0, MemOperand(at)); in Generate_NumberConstructor_ConstructStub() local 380 __ lw(a0, MemOperand(at)); in Generate_StringConstructor() local 445 __ lw(cp, FieldMemOperand(a1, JSFunction::kContextOffset)); in Generate_StringConstructor_ConstructStub() local [all …]
|
/external/libjpeg-turbo/simd/ |
D | jsimd_mips_dspr2_asm.h | 230 lw \r1, 0(sp) 232 lw \r2, 4(sp) 235 lw \r3, 8(sp) 238 lw \r4, 12(sp) 242 lw \r5, 16(sp) 246 lw \r6, 20(sp) 250 lw \r7, 24(sp) 254 lw \r8, 28(sp) 258 lw \r9, 32(sp) 262 lw \r10, 36(sp) [all …]
|
/external/llvm/test/CodeGen/Mips/msa/ |
D | 3r-a.ll | 28 ; CHECK-DAG: lw [[R1:\$[0-9]+]], %got(llvm_mips_add_a_b_ARG1) 29 ; CHECK-DAG: lw [[R2:\$[0-9]+]], %got(llvm_mips_add_a_b_ARG2) 33 ; CHECK-DAG: lw [[R3:\$[0-9]+]], %got(llvm_mips_add_a_b_RES) 53 ; CHECK-DAG: lw [[R1:\$[0-9]+]], %got(llvm_mips_add_a_h_ARG1) 54 ; CHECK-DAG: lw [[R2:\$[0-9]+]], %got(llvm_mips_add_a_h_ARG2) 58 ; CHECK-DAG: lw [[R3:\$[0-9]+]], %got(llvm_mips_add_a_h_RES) 78 ; CHECK-DAG: lw [[R1:\$[0-9]+]], %got(llvm_mips_add_a_w_ARG1) 79 ; CHECK-DAG: lw [[R2:\$[0-9]+]], %got(llvm_mips_add_a_w_ARG2) 83 ; CHECK-DAG: lw [[R3:\$[0-9]+]], %got(llvm_mips_add_a_w_RES) 103 ; CHECK-DAG: lw [[R1:\$[0-9]+]], %got(llvm_mips_add_a_d_ARG1) [all …]
|