Home
last modified time | relevance | path

Searched refs:mrrc (Results 1 – 25 of 27) sorted by relevance

12

/external/llvm/test/MC/Disassembler/ARM/
Dthumb2-v8.txt30 # CHECK: mrrc p14
33 # CHECK: mrrc p15
Dbasic-arm-instructions-v8.txt48 # CHECK: mrrc p14
51 # CHECK: mrrc p15
Dinvalid-thumbv8.txt99 # CHECK-V7: mrrc
Dinvalid-armv8.txt99 # CHECK-V7: mrrc
Dthumb2.txt1098 # CHECK: mrrc p7, #1, r5, r4, c1
Dbasic-arm-instructions.txt827 # CHECK: mrrc p7, #1, r5, r4, c1
/external/llvm/test/CodeGen/ARM/
Dintrinsics-coprocessor.ll38 ; CHECK: mrrc p1, #2, r{{[0-9]+}}, r{{[0-9]+}}, c3
39 %2 = tail call { i32, i32 } @llvm.arm.mrrc(i32 1, i32 2, i32 3) nounwind
77 declare { i32, i32 } @llvm.arm.mrrc(i32, i32, i32) nounwind
Dspecial-reg.ll15 ; ARM: mrrc p1, #2, r0, r1, c3
/external/clang/test/CodeGen/
Dbuiltins-arm.c197 uint64_t mrrc() { in mrrc() function
/external/swiftshader/third_party/LLVM/test/MC/ARM/
Dthumb2-diagnostics.s37 mrrc p7, #16, r5, r4, c1
Ddiagnostics.s112 mrrc p7, #16, r5, r4, c1
Dbasic-arm-instructions.s888 mrrc p7, #1, r5, r4, c1
891 @ CHECK: mrrc p7, #1, r5, r4, c1 @ encoding: [0x11,0x57,0x54,0xec]
Dbasic-thumb2-instructions.s1154 mrrc p7, #1, r5, r4, c1
1157 @ CHECK: mrrc p7, #1, r5, r4, c1 @ encoding: [0x54,0xec,0x11,0x57]
/external/llvm/test/MC/ARM/
Dthumb2-diagnostics.s40 mrrc p7, #16, r5, r4, c1
Ddiagnostics.s180 mrrc p7, #16, r5, r4, c1
Dbasic-thumb2-instructions.s1537 mrrc p7, #1, r5, r4, c1
1540 @ CHECK: mrrc p7, #1, r5, r4, c1 @ encoding: [0x54,0xec,0x11,0x57]
Dbasic-arm-instructions.s1398 mrrc p7, #1, r5, r4, c1
1401 @ CHECK: mrrc p7, #1, r5, r4, c1 @ encoding: [0x11,0x57,0x54,0xec]
/external/swiftshader/third_party/LLVM/test/MC/Disassembler/ARM/
Dbasic-arm-instructions.txt726 # CHECK: mrrc p7, #1, r5, r4, c1
Dthumb2.txt981 # CHECK: mrrc p7, #1, r5, r4, c1
/external/swiftshader/third_party/LLVM/lib/Target/ARM/
DARMInstrThumb2.td3700 def t2MRRC : t2MovRRCopro<0b1110, "mrrc", 1>;
DARMInstrInfo.td4523 def MRRC : MovRRCopro<"mrrc", 1 /* from coprocessor to ARM core register */>;
/external/llvm/lib/Target/ARM/
DARMInstrThumb2.td4253 def t2MRRC : t2MovRRCopro<0b1110, "mrrc", 1, (outs GPR:$Rt, GPR:$Rt2),
DARMInstrInfo.td5142 def MRRC : MovRRCopro<"mrrc", 1 /* from coprocessor to ARM core register */,
/external/swiftshader/third_party/llvm-subzero/build/Android/include/llvm/IR/
DIntrinsics.gen555 arm_mrrc, // llvm.arm.mrrc
6613 "llvm.arm.mrrc",
14553 3, // llvm.arm.mrrc
/external/swiftshader/third_party/llvm-subzero/build/MacOS/include/llvm/IR/
DIntrinsics.gen550 arm_mrrc, // llvm.arm.mrrc
6574 "llvm.arm.mrrc",
14459 3, // llvm.arm.mrrc

12