Searched refs:operand0 (Results 1 – 8 of 8) sorted by relevance
/external/v8/src/interpreter/ |
D | bytecode-pipeline.h | 146 INLINE(BytecodeNode(Bytecode bytecode, uint32_t operand0, in NON_EXPORTED_BASE() 153 SetOperand(0, operand0); in NON_EXPORTED_BASE() 156 INLINE(BytecodeNode(Bytecode bytecode, uint32_t operand0, uint32_t operand1, in NON_EXPORTED_BASE() 163 SetOperand(0, operand0); in NON_EXPORTED_BASE() 167 INLINE(BytecodeNode(Bytecode bytecode, uint32_t operand0, uint32_t operand1, in NON_EXPORTED_BASE() 175 SetOperand(0, operand0); in NON_EXPORTED_BASE() 180 INLINE(BytecodeNode(Bytecode bytecode, uint32_t operand0, uint32_t operand1, in NON_EXPORTED_BASE() 188 SetOperand(0, operand0); in NON_EXPORTED_BASE() 210 void update_operand0(uint32_t operand0) { SetOperand(0, operand0); } in NON_EXPORTED_BASE() 262 BytecodeSourceInfo source_info, uint32_t operand0 = 0, in NON_EXPORTED_BASE() [all …]
|
D | bytecode-register-optimizer.cc | 275 uint32_t operand0 = static_cast<uint32_t>(input.ToOperand()); in OutputRegisterTransfer() local 277 BytecodeNode node = BytecodeNode::Mov(source_info, operand0, operand1); in OutputRegisterTransfer()
|
/external/mesa3d/src/gallium/drivers/svga/ |
D | svga_tgsi_vgpu10.c | 743 VGPU10OperandToken0 operand0, in setup_operand0_indexing() argument 753 if (operand0.operandType == VGPU10_OPERAND_TYPE_IMMEDIATE32 || in setup_operand0_indexing() 754 operand0.operandType == VGPU10_OPERAND_TYPE_INPUT_PRIMITIVEID) { in setup_operand0_indexing() 757 assert(operand0.selectionMode == 0); in setup_operand0_indexing() 762 operand0.operandType == VGPU10_OPERAND_TYPE_CONSTANT_BUFFER) { in setup_operand0_indexing() 802 operand0.indexDimension = indexDim; in setup_operand0_indexing() 803 operand0.index0Representation = index0Rep; in setup_operand0_indexing() 804 operand0.index1Representation = index1Rep; in setup_operand0_indexing() 806 return operand0; in setup_operand0_indexing() 820 VGPU10OperandToken0 operand0; in emit_indirect_register() local [all …]
|
/external/v8/src/compiler/ia32/ |
D | instruction-selector-ia32.cc | 187 InstructionOperand operand0 = g.UseRegister(node->InputAt(0)); in VisitRROFloat() local 190 selector->Emit(avx_opcode, g.DefineAsRegister(node), operand0, operand1); in VisitRROFloat() 192 selector->Emit(sse_opcode, g.DefineSameAsFirst(node), operand0, operand1); in VisitRROFloat()
|
/external/v8/src/compiler/x64/ |
D | instruction-selector-x64.cc | 1277 InstructionOperand operand0 = g.UseRegister(node->InputAt(0)); in VisitFloatBinop() local 1280 selector->Emit(avx_opcode, g.DefineAsRegister(node), operand0, operand1); in VisitFloatBinop() 1282 selector->Emit(sse_opcode, g.DefineSameAsFirst(node), operand0, operand1); in VisitFloatBinop()
|
/external/toolchain-utils/dejagnu/gdb_baseline/ |
D | i686-pc-linux-gnu | 16301 PASS: gdb.opt/clobbered-registers-O2.exp: print operand0
|
D | x86_64-cros-linux-gnu | 16569 PASS: gdb.opt/clobbered-registers-O2.exp: print operand0
|
D | armv7a-cros-linux-gnueabi | 16199 PASS: gdb.opt/clobbered-registers-O2.exp: print operand0
|