Home
last modified time | relevance | path

Searched refs:spsr (Results 1 – 19 of 19) sorted by relevance

/external/llvm/test/CodeGen/ARM/
Dspecial-reg-acore.ll17 ; ACORE: mrs r1, spsr
65 !2 = !{!"spsr"}
/external/kernel-headers/original/uapi/asm-arm64/asm/
Dkvm.h51 __u64 spsr[KVM_NR_SPSR]; member
/external/elfutils/tests/
Drun-readelf-mixed-corenote.sh39 pc: 0x00008500 spsr: 0x60000010
Drun-allregs.sh2675 128: spsr (spsr), unsigned 32 bits
Drun-addrcfi.sh3565 integer reg128 (spsr): undefined
/external/swiftshader/third_party/LLVM/lib/Target/ARM/
DARMRegisterInfo.td186 def SPSR : ARMReg<2, "spsr">;
DARMInstrThumb2.td3552 def t2MRSsys_AR: T2I<(outs GPR:$Rd), (ins), NoItinerary, "mrs", "\t$Rd, spsr", []>,
DARMInstrInfo.td4567 "mrs", "\t$Rd, spsr", []> {
/external/llvm/lib/Target/ARM/
DARMRegisterInfo.td166 def SPSR : ARMReg<2, "spsr">;
DARMInstrThumb2.td4038 def t2MRSsys_AR: T2I<(outs GPR:$Rd), (ins), NoItinerary, "mrs", "\t$Rd, spsr",
DARMInstrInfo.td5203 "mrs", "\t$Rd, spsr", []> {
/external/swiftshader/third_party/LLVM/test/MC/ARM/
Dbasic-arm-instructions.s900 mrs r8, spsr
903 @ CHECK: mrs r8, spsr @ encoding: [0x00,0x80,0x4f,0xe1]
Dbasic-thumb2-instructions.s1166 mrs r8, spsr
1170 @ CHECK: mrs r8, spsr @ encoding: [0xff,0xf3,0x00,0x88]
/external/llvm/test/MC/ARM/
Dbasic-thumb2-instructions.s1549 mrs r8, spsr
1553 @ CHECK: mrs r8, spsr @ encoding: [0xff,0xf3,0x00,0x88]
Dbasic-arm-instructions.s1412 mrs r8, spsr
1415 @ CHECK: mrs r8, spsr @ encoding: [0x00,0x80,0x4f,0xe1]
/external/swiftshader/third_party/LLVM/test/MC/Disassembler/ARM/
Dbasic-arm-instructions.txt737 # CHECK: mrs r8, spsr
Dthumb2.txt992 # CHECK: mrs r8, spsr
/external/llvm/test/MC/Disassembler/ARM/
Dthumb2.txt1109 # CHECK: mrs r8, spsr
Dbasic-arm-instructions.txt838 # CHECK: mrs r8, spsr