| /external/llvm/test/CodeGen/AArch64/ |
| D | arm64-atomic-128.ll | 13 ; CHECK: stxp [[SCRATCH_RES:w[0-9]+]], x4, x5, [x[[ADDR]]]
181 ; CHECK-NEXT: stxp [[SUCCESS:w[0-9]+]], [[LO]], [[HI]], [x2]
218 ; CHECK: stxp [[SUCCESS:w[0-9]+]], x0, x1, [x2]
|
| D | arm64-ldxr-stxr.ll | 21 ; CHECK: stxp {{w[0-9]+}}, {{x[0-9]+}}, {{x[0-9]+}}, [x0]
26 %strexd = tail call i32 @llvm.aarch64.stxp(i64 %tmp4, i64 %tmp7, i8* %ptr)
31 declare i32 @llvm.aarch64.stxp(i64, i64, i8*) nounwind
|
| /external/llvm/test/MC/AArch64/ |
| D | arm64-memory.s | 472 stxp w1, x2, x6, [x1]
473 stxp w1, w2, w6, [x1]
479 ; CHECK: stxp w1, x2, x6, [x1] ; encoding: [0x22,0x18,0x21,0xc8]
480 ; CHECK: stxp w1, w2, w6, [x1] ; encoding: [0x22,0x18,0x21,0x88]
|
| D | basic-a64-diagnostics.s | 1879 stxp x1, x2, x3, [x4]
|
| D | basic-a64-instructions.s | 2275 stxp w11, w12, w13, [x14]
2276 stxp wzr, x23, x14, [x15]
|
| /external/llvm/test/MC/Disassembler/AArch64/ |
| D | arm64-memory.txt | 460 # CHECK: stxp w1, x2, x6, [x1]
461 # CHECK: stxp w1, w2, w6, [x1]
|
| D | basic-a64-instructions.txt | 1942 #CHECK: stxp w12, w11, w10, [sp]
1943 #CHECK: stxp wzr, x27, x9, [x12]
|
| /external/vixl/ |
| D | README.md | 124 `stxrb`, `stxrh`, `stxr`, `ldxrb`, `ldxrh`, `ldxr`, `stxp`, `ldxp`, `stlxrb`,
|
| /external/vixl/test/aarch64/ |
| D | test-disasm-aarch64.cc | 1794 COMPARE(stxp(w17, w18, w19, MemOperand(x20)), "stxp w17, w18, w19, [x20]"); in TEST()
1795 COMPARE(stxp(x21, w22, w23, MemOperand(sp)), "stxp w21, w22, w23, [sp]"); in TEST()
1796 COMPARE(stxp(w24, x25, x26, MemOperand(x27)), "stxp w24, x25, x26, [x27]"); in TEST()
1797 COMPARE(stxp(x28, x29, x30, MemOperand(sp)), "stxp w28, x29, x30, [sp]"); in TEST()
|
| D | test-trace-aarch64.cc | 336 __ stxp(w6, w7, w8, MemOperand(x0)); in GenerateTestSequenceBase() local
337 __ stxp(x9, x10, x11, MemOperand(x0)); in GenerateTestSequenceBase() local
|
| /external/vixl/src/aarch64/ |
| D | assembler-aarch64.h | 1122 void stxp(const Register& rs,
|
| D | macro-assembler-aarch64.h | 1889 stxp(rs, rt, rt2, dst); in Stxp()
|
| D | assembler-aarch64.cc | 1267 void Assembler::stxp(const Register& rs, in stxp() function in vixl::aarch64::Assembler
|
| /external/vixl/test/test-trace-reference/ |
| D | log-disasm | 282 0x~~~~~~~~~~~~~~~~ 88262007 stxp w6, w7, w8, [x0]
283 0x~~~~~~~~~~~~~~~~ c8292c0a stxp w9, x10, x11, [x0]
|
| D | log-disasm-colour | 282 0x~~~~~~~~~~~~~~~~ 88262007 stxp w6, w7, w8, [x0]
283 0x~~~~~~~~~~~~~~~~ c8292c0a stxp w9, x10, x11, [x0]
|
| D | log-all | 698 0x~~~~~~~~~~~~~~~~ 88262007 stxp w6, w7, w8, [x0]
700 0x~~~~~~~~~~~~~~~~ c8292c0a stxp w9, x10, x11, [x0]
|
| /external/vixl/doc/aarch64/ |
| D | supported-instructions-aarch64.md | 1198 void stxp(const Register& rs,
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64InstrInfo.td | 2472 def STXPW : StoreExclusivePair<0b10, 0, 0, 1, 0, GPR32, "stxp">;
2473 def STXPX : StoreExclusivePair<0b11, 0, 0, 1, 0, GPR64, "stxp">;
|
| /external/swiftshader/third_party/llvm-subzero/build/Android/include/llvm/IR/ |
| D | Intrinsics.gen | 349 aarch64_stxp, // llvm.aarch64.stxp
6407 "llvm.aarch64.stxp",
14347 3, // llvm.aarch64.stxp
|
| /external/swiftshader/third_party/llvm-subzero/build/MacOS/include/llvm/IR/ |
| D | Intrinsics.gen | 340 aarch64_stxp, // llvm.aarch64.stxp
6364 "llvm.aarch64.stxp",
14249 3, // llvm.aarch64.stxp
|
| /external/swiftshader/third_party/llvm-subzero/build/Windows/include/llvm/IR/ |
| D | Intrinsics.gen | 349 aarch64_stxp, // llvm.aarch64.stxp
6407 "llvm.aarch64.stxp",
14347 3, // llvm.aarch64.stxp
|
| /external/swiftshader/third_party/llvm-subzero/build/Linux/include/llvm/IR/ |
| D | Intrinsics.gen | 349 aarch64_stxp, // llvm.aarch64.stxp
6407 "llvm.aarch64.stxp",
14347 3, // llvm.aarch64.stxp
|