• Home
  • Raw
  • Download

Lines Matching refs:TLan_ClearBit

891 	TLan_ClearBit(TLAN_NET_SIO_EDATA, sio);  in TLan_EeSendStart()
892 TLan_ClearBit(TLAN_NET_SIO_ECLOK, sio); in TLan_EeSendStart()
932 TLan_ClearBit(TLAN_NET_SIO_EDATA, sio); in TLan_EeSendByte()
934 TLan_ClearBit(TLAN_NET_SIO_ECLOK, sio); in TLan_EeSendByte()
936 TLan_ClearBit(TLAN_NET_SIO_ETXEN, sio); in TLan_EeSendByte()
939 TLan_ClearBit(TLAN_NET_SIO_ECLOK, sio); in TLan_EeSendByte()
943 TLan_ClearBit(TLAN_NET_SIO_EDATA, sio); /* STOP, raise data while clock is high */ in TLan_EeSendByte()
986 TLan_ClearBit(TLAN_NET_SIO_ETXEN, sio); in TLan_EeReceiveByte()
991 TLan_ClearBit(TLAN_NET_SIO_ECLOK, sio); in TLan_EeReceiveByte()
996 TLan_ClearBit(TLAN_NET_SIO_EDATA, sio); /* Ack = 0 */ in TLan_EeReceiveByte()
998 TLan_ClearBit(TLAN_NET_SIO_ECLOK, sio); in TLan_EeReceiveByte()
1002 TLan_ClearBit(TLAN_NET_SIO_ECLOK, sio); in TLan_EeReceiveByte()
1003 TLan_ClearBit(TLAN_NET_SIO_EDATA, sio); /* STOP, raise data while clock is high */ in TLan_EeReceiveByte()
1114 TLan_ClearBit(TLAN_NET_SIO_MINTEN, sio); in TLan_MiiReadReg()
1122 TLan_ClearBit(TLAN_NET_SIO_MTXEN, sio); /* Change direction */ in TLan_MiiReadReg()
1124 TLan_ClearBit(TLAN_NET_SIO_MCLK, sio); /* Clock Idle bit */ in TLan_MiiReadReg()
1126 TLan_ClearBit(TLAN_NET_SIO_MCLK, sio); /* Wait 300ns */ in TLan_MiiReadReg()
1132 TLan_ClearBit(TLAN_NET_SIO_MCLK, sio); in TLan_MiiReadReg()
1139 TLan_ClearBit(TLAN_NET_SIO_MCLK, sio); in TLan_MiiReadReg()
1147 TLan_ClearBit(TLAN_NET_SIO_MCLK, sio); /* Idle cycle */ in TLan_MiiReadReg()
1190 TLan_ClearBit(TLAN_NET_SIO_MCLK, sio); in TLan_MiiSendData()
1195 TLan_ClearBit(TLAN_NET_SIO_MDATA, sio); in TLan_MiiSendData()
1224 TLan_ClearBit(TLAN_NET_SIO_MTXEN, sio); in TLan_MiiSync()
1226 TLan_ClearBit(TLAN_NET_SIO_MCLK, sio); in TLan_MiiSync()
1264 TLan_ClearBit(TLAN_NET_SIO_MINTEN, sio); in TLan_MiiWriteReg()
1274 TLan_ClearBit(TLAN_NET_SIO_MCLK, sio); /* Idle cycle */ in TLan_MiiWriteReg()