ݛ8(+hisilicon,hi3660-hikey960hisilicon,hi3660 + 7HiKey960=psci arm,psci-0.2Jsmccpus+cpu-mapcluster0core0Qcore1Qcore2Qcore3Qcluster1core0Qcore1Qcore2Qcore3Q cpu@0arm,cortex-a53arm,armv8Ucpuaepscis   ncpu@1arm,cortex-a53arm,armv8Ucpuaepscis   cpu@2arm,cortex-a53arm,armv8Ucpuaepscis   cpu@3arm,cortex-a53arm,armv8Ucpuaepscis   cpu@100arm,cortex-a73arm,armv8Ucpuaepscis  &cpu@101arm,cortex-a73arm,armv8Ucpuaepscis  cpu@102arm,cortex-a73arm,armv8Ucpuaepscis  cpu@103arm,cortex-a73arm,armv8Ucpuaepscis    idle-statespscicpu-sleep-0arm,idle-state*A(RFb s  cluster-sleep-0arm,idle-state*ARbN s  cluster-sleep-1arm,idle-state*ARbN sl2-cache0cache  l2-cache1cacheenergy-costscore-cost0(g]v core-cost1(W_ cluster-cost0(fg|Jfffcluster-cost1( _$C opp_table0operating-points-v2opp00@ `opp01; 5opp02SҀ opp03eE@B@opp04m5opp_table1operating-points-v2opp105ү `opp11T@ 5opp12k@ opp13}B@opp14Binterrupt-controller@e82b0000 arm,gic-400@a++ +@ +`   timerarm,armv8-timer 0   Lpmuarm,armv8-pmuv3`  framebuffer@E8600000+hisilicon,hisifb'<J`pa`P蠐l <h@?DBAFHEGNOWaclk_dsspclk_dssclk_edc0clk_ldi0clk_ldi1clk_dss_axi_mmpclk_mmbufclk_txdphy0_refclk_txdphy1_refclk_txdphy0_cfgclk_txdphy1_cfgpclk_dsi0pclk_dsi1 cdisabledpanel_lcd_hikey+hisilicon,mipi_hikeyjv0 cdisabledddr_devfreqhisilicon,hi3660-ddrfreq   ( sG`ysoc simple-bus+crg_ctrl@fff35000 hisilicon,hi3660-crgctrlsysconaPpctrl@e8a09000hisilicon,hi3660-pctrlsyscona蠐 crg_ctrl@fff34000 hisilicon,hi3660-pmuctrlsyscona@sctrl@fff0a000hisilicon,hi3660-sctrlsysconapmctrl@fff31000hisilicon,hi3660-pmctrlsysconareboothisilicon,hi3660-rebootmailbox@e896b000hisilicon,hi3660-mboxa薰stub_clockhisilicon,hi3660-stub-clka薵mbox-tx   timer@fff14000arm,sp804arm,primecella@01   Wtimer1timer2apb_pclkufs@ff3b0000#jedec,ufs-1.1hisilicon,hi3660-ufs a;;  feWclk_refclk_phy #rstassert/E`xcok iomcu@ffd7e000hisilicon,hi3660-iomcusysconaiomcu_rst_controllerhisilicon,hi3660-reset-iomcu  crg_rst_controllerhisilicon,hi3660-reset-crgctrli2c@FFD71000snps,designware-i2ca v+ default!"coki2c@FDF0D000snps,designware-i2ca R+=default#$cokfsa9685@25hisilicon,fairchild_fsa9685a% %!-9coki2c@FFD72000snps,designware-i2ca  w+ default&'cokfusb30x@22 cdisabled Lrt1711@4erichtek,rt1711aNcok \default(k type_c_port0pd-datad %)dpm_caps4CQ`sdisplayportdfp_ddfp_d ufp_ddfp_d1Gtusb422@20 cdisabled ]adv7533@39cok adi,adv7533a9k)w* + , portendpoint-kkpd_dpmhisilicon,pd_dpm type_c_port0cokgpio_hubv2hisilicon,gpio_hubv2 %  %  &, 8.default/i2c@FFD73000snps,designware-i2ca0 x+ default01coki2c@FDF0C000snps,designware-i2ca Q+7default23coki2c@FDF0B000snps,designware-i2ca :+6default45cokuart@fdf02000arm,pl011arm,primecella  JhWuartclkapb_pclkdefault67 cdisableduart@fdf00000arm,pl011arm,primecella K99Wuartclkapb_pclkdefault89 cdisableduart@fdf03000arm,pl011arm,primecella0 L:Wuartclkapb_pclkdefault:; cdisableduart@ffd74000arm,pl011arm,primecella@ rWuartclkapb_pclkdefault<=cokuart@fdf01000arm,pl011arm,primecella M;;Wuartclkapb_pclkdefault>?cokuart@fdf05000arm,pl011arm,primecellaP N<<Wuartclkapb_pclkdefault@A cdisableduart@fff32000arm,pl011arm,primecella  O Wuartclkapb_pclkdefaultBCcokrtc@fff04000arm,pl031arm,primecella@ . Wapb_pclkspi@fdf08000arm,pl022arm,primecella+ P8 Wapb_pclkdefaultDEJ Q cdisabledspi@ffd68000arm,pl022arm,primecellaր+ t Wapb_pclkdefaultFGJ QcokayZLS-SPI0spidev@0rohm,dh2228fv` a cdisabledsensorhub@0nanohuba` r{ H H H H 01@@G]~ cdisabledargonkey@0nanohuba`  H I   H ,01@@G]H~      cdisabledspi@ff3b3000arm,pl022arm,primecella;0+ 85 Wapb_pclkdefaultJKJ Q cdisabledspi@fdf06000arm,pl022arm,primecella`+ 9J Wapb_pclkdefaultLMJ Q cdisabledgpio@e8a0b000'arm,pl061arm,primecellarm,primecell0a蠰 TN Wapb_pclkcokgpio@e8a0c000'arm,pl061arm,primecellarm,primecell1a UN  Wapb_pclkcok++gpio@e8a0d000'arm,pl061arm,primecellarm,primecell2a VN! Wapb_pclkcokgpio@e8a0e000'arm,pl061arm,primecellarm,primecell3a WN" Wapb_pclkcokgpio@e8a0f000'arm,pl061arm,primecellarm,primecell4a XN# Wapb_pclkcok..gpio@e8a10000'arm,pl061arm,primecellarm,primecell5a YN&$ Wapb_pclkcok,,gpio@e8a11000'arm,pl061arm,primecellarm,primecell6a ZN.% Wapb_pclkcokIIgpio@e8a12000'arm,pl061arm,primecellarm,primecell7a  [N6& Wapb_pclkcokgpio@e8a13000'arm,pl061arm,primecellarm,primecell8a0 \N>' Wapb_pclkcokgpio@e8a14000'arm,pl061arm,primecellarm,primecell9a@ ]NF( Wapb_pclkcokgpio@e8a15000(arm,pl061arm,primecellarm,primecell10aP ^NN) Wapb_pclkcokgpio@e8a16000(arm,pl061arm,primecellarm,primecell11a` _NV* Wapb_pclkcokeegpio@e8a17000(arm,pl061arm,primecellarm,primecell12ap ` N^Ne+ Wapb_pclkcokgpio@e8a18000(arm,pl061arm,primecellarm,primecell13a血 aNf, Wapb_pclkcokgpio@e8a19000(arm,pl061arm,primecellarm,primecell14a衐 bNn- Wapb_pclkcokgpio@e8a1a000(arm,pl061arm,primecellarm,primecell15a衠 cNv. Wapb_pclkcokgpio@e8a1b000(arm,pl061arm,primecellarm,primecell16a衰 d/ Wapb_pclkcokgpio@e8a1c000(arm,pl061arm,primecellarm,primecell17a e0 Wapb_pclkcokgpio@ff3b4000(arm,pl061arm,primecellarm,primecell18a;@ fO1 Wapb_pclkcokgpio@ff3b5000(arm,pl061arm,primecellarm,primecell19a;P gO2 Wapb_pclkcokgpio@e8a1f000(arm,pl061arm,primecellarm,primecell20a hP3 Wapb_pclkcokgpio@e8a20000(arm,pl061arm,primecellarm,primecell21a iQ4 Wapb_pclkcokgpio@fff0b000(arm,pl061arm,primecellarm,primecell22a jR Wapb_pclkcokgpio@fff0c000(arm,pl061arm,primecellarm,primecell23a kR Wapb_pclkcokrrgpio@fff0d0006arm,pl061arm,primecellhisi,poweroffarm,primecell24a lR  Wapb_pclkcokgpio@fff0e000(arm,pl061arm,primecellarm,primecell25a m RR Wapb_pclkcok%%gpio@fff0f000(arm,pl061arm,primecellarm,primecell26a nR Wapb_pclkcokHHgpio@fff10000(arm,pl061arm,primecellarm,primecell27a oR$ Wapb_pclkcokgpio@fff1d000(arm,pl061arm,primecellarm,primecell28a  Wapb_pclkcokdwmmc1@FF37F000+hisilicon,hi3660-dw-mshc   &a7 KWciubiu0 8% Adefault STU ]V iW v   slot@0adwmmc2@FF3FF000hisilicon,hi3660-dw-mshca? LWciubiu &  default XYZcok  ][  +wlcore@2 ti,wl1837a hub5734_gpio hub5734_gpiodefault/hisi_usb@ff200000+hisilicon,hi3660-dwc3 a  IWclk_usb3phy_refaclk_usb3otg f f   %  <dwc3@ff100000 snps,dwc3a Sotg [super-speedhisi_i2shisilicon,hisi-i2s adefault\] i^^ nrxtxcok__asp_dmac@E804B000hisilicon,hisi-pcm-asp-dmaa x       asp_dma_irqcok^^hisi_hdmi_cardhisilicon,hisi-hdmi-audio-carda _cokwatchdog@e8a06000arm,sp805-wdtarm,primecella` ,  Wapb_pclkwatchdog@e8a07000arm,sp805-wdtarm,primecellap -  Wapb_pclktsensorhisilicon,thermal-hi3660a cok``thermal-zonescls0    )`tripstrip-point@0 9 E\passivetrip-point@1 9$ E\passiveaacooling-mapsmap0 Pa U bmap1 Pa U bmap2 Pa U bbgpio-range qccpinmux@e896c000pinctrl-singlea    cctNNpmu_pmx_func  isp0_pmx_func Xdhisp1_pmx_func \lppwr_key_pmx_func ppi2c3_pmx_func ,022i2c4_pmx_func ##usbhub5734_pmx_func  //spi1_pmx_func 48<@DDuart0_pmx_func 66uart1_pmx_func 88uart2_pmx_func ::uart3_pmx_func <<uart4_pmx_func >>uart5_pmx_func @@uart6_pmx_func BBpinmux@ff37e000pinctrl-singlea7    cPPsd_pmx_func0  SSpinmux@ff3b6000pinctrl-singlea;`0    c OOufs_pmx_func spi3_pmx_func  JJpinmux@ff3fd000pinctrl-singlea?    cQQsdio_pmx_func0  XXpinmux@fff11000pinctrl-singlea    c*RRi2s2_pmx_func DHLP\\slimbus_pmx_func ,0i2c0_pmx_func !!i2c1_pmx_func  &&i2c2_pmx_func $(00i2c7_pmx_func $(44pcie_pmx_func spi2_pmx_func FFspi4_pmx_func LLi2s0_pmx_func 48<@pinmux@e896c800pinconf-singlea+ pmu_cfg_func    * Ei2c3_cfg_func 8<  * E33spi1_cfg_func @DHL  * EEEisp0_cfg_func dpt  * Eisp1_cfg_func hx|  * Epwr_key_cfg_func   * Eqqi2c4_cfg_func   * E$$uart1_cfg_func   * E99uart2_cfg_func   * E;;uart5_cfg_func   * EAAuart0_cfg_func   * E77uart6_cfg_func   * ECCuart3_cfg_func   * E==uart4_cfg_func   * E??pinmux@ff3b6800pinconf-singlea;h+ ufs_cfg_func   * E0spi3_cfg_func    * EKKpinmux@ff3fd800pinconf-singlea?+ sdio_clk_cfg_func   * EYYsdio_cfg_func(    * EZZpinmux@ff37e800pinconf-singlea7+ sd_clk_cfg_func   * ETTsd_cfg_func(    * EUUpinmux@fff11800pinconf-singlea+ i2c0_cfg_func    * E""i2c1_cfg_func $(  * E''i2c2_cfg_func ,0  * E11i2c7_cfg_func ,0  * E55slimbus_cfg_func 48  * Ei2s0_cfg_func @DHL  * Ei2s2_cfg_func PTX\  * E]]pcie_cfg_func   * Espi2_cfg_func   * EGGspi4_cfg_func   * EMMusb_cfg_func   * E((interrupt-controller@f4000000arm,gic-v3-its caddkirin_pcie_rc@0xf4000000hisilicon,kirin-pcie@a?  rdbiapbphyconfig | d+Upci   (RSQP:Wpcie_phy_refpcie_auxpcie_apb_phypcie_apb_syspcie_aclk  INTb e @K ?reserved-memory+graphic   hisi_ion carveout_grallocggcamera-mem(  shared-dma-pool cdisableffdrm-misc-mem hisi_ion  carveout_drm_misccdisablehhhisi_cmaa` hisi-cma-pool cdisablefastboot-cma-memashared-dma-pool  bl31a  pstore@20A00000 a oohifi-basea  lpmx-corea lpmcua hifi-dataa08 hisi,ionhisilicon,hisi-ion fiommu_info (ܿ 3linear (ܿ > Hheap_sys_user@0 sys_heap S [ e oion_systemheap_sys_contig@1 sys_contig S [ e oion_system_contigheap_carveout_gralloc@2 g S [ e oion_carveoutheap_camera@6 camera_heap S [ e oion_dma_poolheap_carveout_drm_misc@14 h S [ e oion_carveoutcdisableheap_sec_tui@17 heap_sec_tui S [ e oion_sec y     cdisableheap_sec_iris@18 heap_sec_iris S [ e oion_sec y     cdisableheap_sec_drm@20 heap_sec_drm S [ e  oion_sec y     cdisablemali@E82C0000arm,malit6xxarm,mali-midgard a,@$ JOBMMUGPU 0P  `" 5 PX B@bbpower_modelarm,mali-simple-power-model  p H cls0dpe@E8600000hisilicon,hi3660-dpecokPa`Pl 8@?DBAGWaclk_dsspclk_dssclk_edc0clk_ldi0clk_ldi1clk_dss_axi_mmpclk_mmbuf portendpointijjiommu_info (ܿdsi@E8601000hisilicon,hi3660-dsicok a`P0FHEGNOTWclk_txdphy0_refclk_txdphy1_refclk_txdphy0_cfgclk_txdphy1_cfgpclk_dsi0pclk_dsi1+ ports+port@0aendpointjiiport@1+aendpoint@0ak--endpoint@1almmpanel@1hisilicon,mipi-hikey+coka^w* . : Eportendpointmllipc@e896b000+hisilicon,HiIPCV230a薰n Wapb_pclkNQYdcokxmailbox-0HiIPCV230,rx-mailbox-fast  ,mailbox-1HiIPCV230,rx-mailbox-fast  ,mailbox-2HiIPCV230,rx-mailbox-fast  ,mailbox-3HiIPCV230,rx-mailbox-fast  ,mailbox-4HiIPCV230,rx-mailbox-fast  ,mailbox-5HiIPCV230,rx-mailbox-fast  ,mailbox-6HiIPCV230,rx-mailbox-fast  ,mailbox-7HiIPCV230,rx-mailbox-fast  ,mailbox-8HiIPCV230,rx-mailbox-fast  ,mailbox-9HiIPCV230,rx-mailbox-fast   ,mailbox-10HiIPCV230,tx-mailbox-fast  ,mailbox-11HiIPCV230,tx-mailbox-fast  ,mailbox-12HiIPCV230,tx-mailbox-fast  ,mailbox-13HiIPCV230,tx-mailbox-fast  ,mailbox-14HiIPCV230,tx-mailbox-fast ,mailbox-15HiIPCV230,tx-mailbox-fast ,mailbox-16HiIPCV230,tx-mailbox-fast ,mailbox-17HiIPCV230,tx-mailbox-fast ,mailbox-18HiIPCV230,tx-mailbox-fast ,mailbox-19HiIPCV230,tx-mailbox-fast ,mailbox-20HiIPCV230,tx-mailbox-fast ,mailbox-21HiIPCV230,tx-mailbox-fast ,mailbox-22HiIPCV230,tx-mailbox-fast ,mailbox-23HiIPCV230,tx-mailbox-fast ,mailbox-24HiIPCV230,tx-mailbox-fast ,mailbox-25HiIPCV230,tx-mailbox-fast ,mailbox-26HiIPCV230,tx-mailbox-fast ,mailbox-27HiIPCV230,tx-mailbox-fast ,mailbox-28HiIPCV230,tx-mailbox-fast ,mailbox-29HiIPCV230,mailbox-comm ,mailbox-30HiIPCV230,mailbox-comm ,aliases/soc/dwmmc1@FF37F000/soc/dwmmc2@FF3FF000/soc/uart@fdf02000/soc/uart@fdf00000/soc/uart@fdf03000/soc/uart@ffd74000/soc/uart@fdf01000/soc/uart@fdf05000 /soc/uart@fff32000chosenserial6:115200n8fiq-debuggerandroid,irq-hi6220-uarta  O fiqsignaluart_overlay@0fragment@0 /soc/uart@fff32000__overlay__ cdisabledoverlay_mgrlinux,overlay_managerhardware_cfg_spidev0overlay_0fragment@0 /soc/spi@ffd68000/spidev@0__overlay__cokhardware_cfg_neonkeyoverlay_0fragment@0 /soc/spi@ffd68000/sensorhub@0__overlay__cokhardware_cfg_argonkeyoverlay_0fragment@0 /soc/spi@ffd68000/argonkey@0__overlay__cokmemory@0Umemorya@ramoopsramoops o,8Esmmuhisi,hisi-smmuQ4smmu_lpaehisi,hisi-smmu-lpaecokpmic@fff34000hisilicon,hi6421-pmica@regulatorsLDO1^hi6421v530_ldo1sLDO1B@`x))LDO3^hi6421v530_ldo3sLDO3w@!x**LDO4^hi6421v530_ldo4sLDO4xLDO9^hi6421v530_ldo9sLDO92ZWWLDO10^hi6421v530_ldo10sLDO10/M`2ZxLDO13^hi6421v530_ldo13sLDO132ZxLDO15^hi6421v530_ldo15sLDO15-xLDO16^hi6421v530_ldo16sLDO16-hVVLDO17^hi6421v530_ldo17sLDO17'@2ZxLDO19^hi6421v530_ldo19sLDO19w@-xLDO20^hi6421v530_ldo20sLDO20 5$@xLDO24^hi6421v530_ldo24sLDO24'@2ZxLDO25^hi6421v530_ldo25sLDO25`-xLDO31^hi6421v530_ldo31sLDO31&%0xLDO32^hi6421v530_ldo32sLDO32 5$@xkimkimdefault>? /dev/ttyAMA4-btwilink btwilinkfixedregulator@1regulator-fixedswlan-en-regulatorw@w@ Ip [[gpio-keys gpio-keysdefaultpqpower3 . ZGPIO PowerAtleds gpio-ledsuser_led1 Zuser_led1  Lheartbeatuser_led2 Zuser_led2 Lmmc0user_led3 Zuser_led3 rboffuser_led4 Zuser_led4 rLcpu0wlan_active_led Zwifi_active %Lphy0txboffbt_active_led Zbt_active %Lhci0rxboffapb_pclk fixed-clock1- papb_pclknnhifidsphisilicon,k3hifidsp compatibleinterrupt-parent#address-cells#size-cellsmodelhisi,boardidmethodcpudevice_typeregenable-methodnext-level-cachecpu-idle-statesclocksoperating-points-v2sched-energy-costscooling-min-levelcooling-max-level#cooling-cellsdynamic-power-coefficientlinux,phandleentry-methodarm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uslocal-timer-stopbusy-cost-dataidle-cost-dataopp-sharedopp-hzopp-microvoltclock-latency-ns#interrupt-cellsinterrupt-controllerinterruptsclock-frequencyinterrupt-affinityfastboot_enable_flagfake_lcd_flagdss_base_phyclock-namesstatuslcd-bl-typelcd-display-typelcd-ifbc-typegpiosgpio_numsoperating-pointsranges#clock-cellspmu-regmapsctrl-regmapreboot-offset#mbox-cellsmbox-namesmboxesfreq-table-hzresetsreset-namesufs-hi3660-use-rate-Bufs-hi3660-broken-fastautoufs-hi3660-use-HS-GEAR3ufs-hi3660-unipro-terminationufs-hi3660-broken-clk-gate-bypassreset-gpio#reset-cellshisi,rst-sysconpinctrl-namespinctrl-0fairchild_fsa9685,gpio-intbusbid-enablefcp_supportscp_supportmhl_detect_disablefairchild,int_nrt1711,irq_pinrt-dual,supported_modesrt-tcpc,namert-tcpc,role_defrt-tcpc,rp_levelrt-tcpc,notifier_supply_numpd,source-pdo-sizepd,source-pdo-datapd,sink-pdo-sizepd,sink-pdo-datapd,id-vdo-sizepd,id-vdo-datalocal_dr_powerlocal_dr_datalocal_usb_commlocal_vconn_supplyattemp_discover_cableattemp_discover_idpr_checkpr_check_gp_sourcedr_checksnk_prefer_low_voltagesnk_ignore_mismatch_current1st_connection2nd_connectionsignal,dp_v13typec,receptaclepin_assignment,mode_cpin_assignment,mode_dti,alert-gpiov1p2-supplyvdd-supplypd-gpiosel-gpioadi,dsi-lanesadi,disable-timing-generatorremote-endpointtcp_nametypc_vbus_int_gpio,typec-gpiostypc_vbus_enable_valotg_gpiohub_vdd12_en_gpiohub_vdd33_en_gpiohub_reset_en_gpionum-cscs-gpioslabelspi-max-frequencyspi-cpolspi-cphasensorhub,nreset-gpiosensorhub,boot0-gpiosensorhub,wakeup-gpiosensorhub,irq1-gpiosensorhub,spi-cs-gpiosensorhub,bl-addrsensorhub,kernel-addrsensorhub,num-flash-bankssensorhub,flash-bankssensorhub,shared-addrsensorhub,num-shared-flash-bankssensorhub,shared-flash-bankssensorhub,irq2-gpiogpio-controller#gpio-cellsgpio-rangescd-invertednum-slotsbus-widthdisable-wpcap-sd-highspeedsupports-highspeedcard-detect-delaycd-gpioshisilicon,peripheral-sysconvmmc-supplyvqmmc-supplysd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104keep-power-in-suspendbroken-cdti,non-removablebc_again_flageye_diagram_parameye_diagram_host_paramusb3_phy_cr_paramusb3_phy_host_cr_paramusb3_phy_tx_vboost_lvldr_modemaximum-speeddmasdma-names#dma-cellsdma-channelsdma-requestsdma-min-chandma-used-chansdma-shareinterrupt-namessound-dai#thermal-sensor-cellspolling-delaypolling-delay-passivesustainable-powerthermal-sensorstemperaturehysteresistripcontributioncooling-device#pinctrl-single,gpio-range-cells#gpio-range-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,gpio-rangepinctrl-single,pinspinctrl-single,bias-pulldownpinctrl-single,bias-pulluppinctrl-single,drive-strengthmsi-controllerreg-namesbus-rangemsi-parentnum-lanesinterrupt-map-maskinterrupt-mapeye_param_ctrl2eye_param_ctrl3alignmentalloc-rangesheap-namereusablehisi,cma-secno-mapmemory-regionstart-addriova-alignpage-sizepage-alignheap-idheap-baseheap-sizeheap-typeregion-nrprotect-idaccess-attrwater-markper-alloc-sizeper-bit-sizegpu_outstandingstatic-powerdynamic-powerthermal-zonedma-coherentmux-gpiopanel-width-mmpanel-height-mmpwr-en-gpiobl-en-gpiopwm-gpiounlock_keycapabilityhardware_board_typemailboxesfuncsrc_bitdes_bitindexusedtimeoutfifo_sizesched_prioritysched_policymshc1mshc2serial0serial1serial2serial3serial4serial5serial6stdout-pathtarget-pathrecord-sizeconsole-sizeftrace-sizephy_pgd_baseregulator-compatibleregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-enable-ramp-delaynshutdown_gpiodev_nameflow_cntrlbaud_ratestartup-delay-usenable-active-highwakeup-sourcelinux,codelinux,default-triggerdefault-stateclock-output-names