H ( @HiKey Development Board!hisilicon,hikeyhisilicon,hi6220-9smb simple-bus-9Jpinmux@f7010000Qdefault_pinctrl-singlei|-m pPX`hpx!+08Jz~boot_sel_pmx_funcemmc_pmx_funcP  $BBsd_pmx_func0  HHsd_pmx_idle0  KKsdio_pmx_func0(,048<OOsdio_pmx_idle0(,048<RRisp_pmx_func$(,048<@DHLPTX\`hkadc_ssi_pmx_funchcodec_clk_pmx_funclcodec_pmx_func ptx|fm_pmx_func bt_pmx_func pwm_in_pmx_funcbl_pwm_pmx_funcuart0_pmx_funcuart1_pmx_func uart2_pmx_func uart3_pmx_func uart4_pmx_func uart5_pmx_funci2c0_pmx_funci2c1_pmx_funci2c2_pmx_funcgpio-rangepinmux@f7010800Qdefault_ pinconf-singlei- boot_sel_cfg_func4Ophkadc_ssi_cfg_funcl4Op  emmc_clk_cfg_func4O pCCemmc_cfg_funcH  $(4OpDDemmc_rst_cfg_func,4OpEEsd_clk_cfg_func 4O0pIIsd_clk_cfg_idle 4OpLLsd_cfg_func( 4O pJJsd_cfg_idle( 4OpMMsdio_clk_cfg_func44O pPPsdio_clk_cfg_idle44OpSSsdio_cfg_func(8<@DH4OpQQsdio_cfg_idle(8<@DH4OpTTisp_cfg_func1x(,048<@DHLPX\`d4Opisp_cfg_idle1484Opisp_cfg_func2T4Opcodec_clk_cfg_funcp4Op  codec_clk_cfg_idlep4Opcodec_cfg_func1t4Opcodec_cfg_func2x|4Opcodec_cfg_idle2x|4Opfm_cfg_func 4Opbt_cfg_func 4Opbt_cfg_idle 4Oppwm_in_cfg_func4Op  bl_pwm_cfg_func4Op  uart0_cfg_func14Opuart0_cfg_func24Opuart1_cfg_func14Opuart1_cfg_func24Opuart2_cfg_func 4Opuart3_cfg_func 4Opuart4_cfg_func 4Opuart5_cfg_func4Opi2c0_cfg_func4Opi2c1_cfg_func4Opi2c2_cfg_func4Oppinmux@f8001800Qdefault_ pinconf-singleix- rstout_n_cfg_func4Op  pmu_peri_en_cfg_func4Opsysclk0_en_cfg_func4Opjtag_tdo_cfg_func 4O prf_reset_cfg_funcpt4Opsram@fff80000!hisilicon,hi6220-sramctrlsysconi XXuart@f8015000arm,pl011arm,primecelliP m$x( apb_pclkokuart@f7111000arm,pl011arm,primecelli m%048x apb_pclk@okQdefault _uart@f7112000arm,pl011arm,primecelli  m&048x apb_pclk@okQdefault_uart@f7113000arm,pl011arm,primecelli0 m'048x apb_pclkokQdefault_uart@f7114000arm,pl011arm,primecelli@ m(048x apb_pclkokQdefault_rtc@170000arm,pl031arm,primecelli0 m x) apb_pclkdma@f7370000hisilicon,k3-dma-1.0i7  mTx  hi6220_dmaokmailboxhisilicon,hi6220-mbox iQ m^YYdual_timer@f8008000arm,sp804arm,primecellimxapb_pclkapb_pclkgpio@f8011000arm,pl061arm,primecelli m4+7Lx apb_pclkokgpio@f8012000arm,pl061arm,primecelli  m5+7Lx apb_pclkokgpio@f8013000arm,pl061arm,primecelli0 m6+7Lx apb_pclkok  gpio@f8014000arm,pl061arm,primecelli@ m7+]P7Lx apb_pclkok))gpio@f7020000arm,pl061arm,primecelli m8+]X7Lx apb_pclkok**gpio@f7021000arm,pl061arm,primecelli m9+]`7Lx apb_pclkok++gpio@f7022000arm,pl061arm,primecelli  m:+]h7Lx apb_pclkok,,gpio@f7023000arm,pl061arm,primecelli0 m;+]p7Lx apb_pclkok--gpio@f7024000arm,pl061arm,primecelli@ m<+ ]x7Lx apb_pclkok""gpio@f7025000arm,pl061arm,primecelliP m=+]7Lx apb_pclkok##gpio@f7026000arm,pl061arm,primecelli` m>+ ]7Lx apb_pclkok!!gpio@f7027000arm,pl061arm,primecellip m?+ ]7Lx apb_pclkok$$gpio@f7028000arm,pl061arm,primecelli m@+ ]!+7Lx apb_pclkok%%gpio@f7029000arm,pl061arm,primecelli mA+]07Lx apb_pclkok&&gpio@f702a000arm,pl061arm,primecelli mB+]87Lx apb_pclkok''gpio@f702b000arm,pl061arm,primecelli mC+0]Jz~7Lx apb_pclkok((gpio@f702c000arm,pl061arm,primecelli mD+]7Lx apb_pclkok..gpio@f702d000arm,pl061arm,primecelli mE+]7Lx apb_pclkok//gpio@f702e000arm,pl061arm,primecelli mF+]7Lx apb_pclkok00gpio@f702f000arm,pl061arm,primecelli mG+]7Lx apb_pclkok11i2c@f7102000snps,designware-i2c-i  m.x clk_i2c2i,~048Qdefault_okadv7533@39 adi,adv7533i99m rgb1xdisplay-subsystemhisilicon,hi6220-drm-Jade@f4100000hisilicon,hi6220-ade0ixAR#ade_basemedia_basemedia_noc_base(x"  Kclk_ade_coreaclk_codec_jpeg_srcclk_ade_pixclk_syspll_srcclk_medpll_srcmrsu**dsi-hisilicon,hi6220-dsiixx pclk_dsi#&gpio_rstout_n4gpio_pmu_peri_en4gpio_sysclk0_en4gpio_jtag_tdo4gpio_pwr_hold 4gpio_dsi_sel 4gpio_usb_hub_reset_n 4gpio_usb_sel 4gpio_hdmi_pd 4gpio_wl_en 4gpio_pwron_det 4gpio_usb_dev_det 4gpio_sd_det 4gpio_hdmi_int 4gpio_pmu_irq_n 4>>gpio_wl_host_wake 4gpio_nfc_int 4gpio_unused_001 4gpio_bt_reg_on 4gpio_j2_2_0 4 gpio_j2_2_1 4 gpio_j2_2_2 4 gpio_j2_2_3 4 gpio_j2_2_4 4 gpio_usb_id_det 4 gpio_vbus_det 4 gpio_j2_2_7 4 gpio_rf_reset04gpio_rf_reset14gpio_boot_sel 4!gpio_pmu_ssi4gpio_gps_ref_clk 4"gpio_sd_clk 4"gpio_sd_cmd 4"gpio_sd_data0 4"gpio_sd_data1 4"gpio_sd_data2 4"gpio_sd_data3 4#gpio_unused_0024gpio_mcam_pwdn 4#gpio_vcm_pwdn 4#gpio_scam_pwdn 4#gpio_cam_id0 4#gpio_cam_id1 4#gpio_flash_strobe 4#gpio_mcam_mclk 4#gpio_scam_mclk 4!gpio_cam_reset0 4!gpio_cam_reset1 4!gpio_tp_rst_n 4!gpio_unused_003 4!gpio_isp_sda0 4!gpio_isp_scl0 4!gpio_isp_sda1 4$gpio_isp_scl1 4$gpio_mdm_rst 4$gpio_hkadc_ssi4gpio_codec_clk4gpio_ap_wakeup_mdm 4$gpio_codec_sync 4$gpio_codec_datain 4$gpio_codec_dataout 4$gpio_fm_xclk 4$gpio_fm_xfs 4%gpio_fm_di 4%gpio_fm_do 4%gpio_bt_xclk4gpio_bt_xfs4gpio_bt_di4gpio_bt_do4gpio_usim0_clk4gpio_usim0_data4gpio_usim0_rst4gpio_usim1_clk 4%gpio_usim1_data 4%gpio_usim1_rst 4%gpio_unused_004 4%gpio_unused_005 4%gpio_uart0_rxd 4&gpio_uart0_txd 4&gpio_bt_uart_cts_n 4&gpio_bt_uart_rts_n 4&gpio_bt_uart_rxd 4&gpio_bt_uart_txd 4&gpio_gps_uart_cts_n 4&gpio_gps_uart_rts_n 4&gpio_gps_uart_rxd 4'gpio_gps_uart_txd 4'gpio_i2c0_scl 4'gpio_i2c0_sda 4'gpio_i2c1_scl 4'gpio_i2c1_sda 4'gpio_i2c2_scl 4'gpio_i2c2_sda 4'gpio_emmc_clk4gpio_emmc_cmd4gpio_emmc_data04gpio_emmc_data14gpio_emmc_data24gpio_emmc_data34gpio_emmc_data44gpio_emmc_data54gpio_emmc_data64gpio_emmc_data74gpio_emmc_rst_n4gpio_unused_0064gpio_sdio_clk 4(gpio_sdio_cmd 4(gpio_sdio_data0 4(gpio_sdio_data1 4(gpio_sdio_data2 4(gpio_sdio_data3 4(gpio_unused_0074gpio_j15_3_0 4)gpio_jtag_sel0 4)gpio_jtag_sel1 4)gpio_lcd_rst_n 4)gpio_aux_ssi0 4)gpio_wlan_active_led 4)gpio_unused_008 4)gpio_ap_wakeup_bt 4)gpio_user_led_1 4*gpio_user_led_2 4*gpio_user_led_3 4*gpio_user_led_4 4*gpio_i2c3_scl 4*gpio_i2c3_sda 4*gpio_wlan_bt_priority 4*gpio_bt_active_led 4*gpio_uart3_cts_n 4+gpio_uart3_rts_n 4+gpio_uart3_rxd 4+gpio_uart3_txd 4+gpio_aux_ssi1 4+gpio_unused_009 4+gpio_modem_pcm_xclk 4+gpio_modem_pcm_xfs 4+gpio_spi0_di 4,gpio_spi0_do 4,gpio_spi0_cs_n 4,gpio_spi0_clk 4,gpio_lte_tx_active 4,gpio_lte_rx_active 4,gpio_lcd_id0 4,gpio_dsi_te0 4,gpio_lcd_id1 4-gpio_volume1_n 4-gpio_uart5_rxd 4-gpio_uart5_txd 4-gpio_modem_pcm_di 4-gpio_modem_pcm_do 4-gpio_uart4_rxd 4-gpio_uart4_txd 4-gpio_ap_wakeup_wl 4"gpio_mdm_pwr_en 4"gpio_tcxo0_afc 4(gpio_rf_ssi04gpio_rf_tcvr_on04gpio_rf_mipi_clk04gpio_rf_mipi_data0 4(gpio_flash_mask 4.gpio_gps_blanking 4.gpio_rf_gpio_2 4.gpio_rf_gpio_3 4.gpio_rf_gpio_4 4.gpio_rf_gpio_5 4.gpio_rf_gpio_6 4.gpio_rf_gpio_7 4.gpio_rf_gpio_8 4/gpio_rf_gpio_9 4/gpio_rf_gpio_10 4/gpio_rf_gpio_11 4/gpio_rf_gpio_12 4/gpio_rf_gpio_13 4/gpio_rf_gpio_14 4/gpio_rf_gpio_15 4/gpio_rf_gpio_16 40gpio_rf_gpio_17 40gpio_rf_gpio_18 40gpio_rf_gpio_19 40gpio_rf_gpio_20 40gpio_rf_gpio_21 40gpio_rf_gpio_22 40gpio_rf_gpio_23 40gpio_rf_gpio_24 41gpio_rf_gpio_25 41gpio_rf_gpio_26 41gpio_rf_ssi1 41gpio_rf_tcvr_on1 41gpio_rf_gpio_29 41gpio_rf_gpio_30 41gpio_apt_pdm0 41psci arm,psci-0.2:smccpus-cpu@0arm,cortex-a53arm,armv8AcpuiMpscix2acpu0[(iO ,z3455cpu@1arm,cortex-a53arm,armv8AcpuiMpsci3466cpu@2arm,cortex-a53arm,armv8AcpuiMpsci3477cpu@3arm,cortex-a53arm,armv8AcpuiMpsci3488cpu@4arm,cortex-a53arm,armv8AcpuiMpsci[3499cpu@5arm,cortex-a53arm,armv8AcpuiMpsci34::cpu@6arm,cortex-a53arm,armv8AcpuiMpsci34;;cpu@7arm,cortex-a53arm,armv8AcpuiMpsci34<<cpu-mapcluster0core05core16core27core38cluster1core09core1:core2;core3<idle-states arm,pscicpu-sleep-0-0arm,idle-state33cluster-sleep-0arm,idle-stateXL 44interrupt-controller@f6800000arm,gic-400arm,cortex-a15-gic@i @ ` L7 m ao_ctrlhisilicon,aoctrlsyscon-i J ==clock0@0hisilicon,hi6220-clock-aoisys_ctrlhisilicon,sysctrl-i J clock1@0hisilicon,hi6220-clock-sysimedia_ctrlhisilicon,mediactrl-iAJAclock2@0hisilicon,hi6220-clock-mediaipm_ctrlhisilicon,pmctrl-i J clock3@0hisilicon,hi6220-clock-poweritimerarm,armv8-timer90m   rebootsyscon-reboot#=*Hiacpu_ctrl@f6504000hisilicon,acpuctrliP@pmuarm,armv8-pmuv3 mcpmic@F8000000hisilicon,hi6552-pmic-driveriL71>ok??ponkey@b1hisilicon,hi6552-powerkey9?m>downuphold 1scoul@1hisilicon,hi6552-coul9? m%>cl_int_icl_out_icl_in_ivbat_int_iNokrtc@1hisilicon,hi6552-pmu-rtc9?m>hi6552_pmu_rtcdregulator@a21 hisilicon,hi6552-regulator-pmicmldo2|&%0x ')*+;Orcw &%'@)2*,@ -/M`0sensor_analogregulator@a26 hisilicon,hi6552-regulator-pmicmldo7|w@2Z x ')*+;Oxcw w@:+|,@ -/M`02Z sd_card_ioFFregulator@a29 hisilicon,hi6552-regulator-pmicmldo10|w@- h ',-.;O{cw w@:)0*+|,@ -sd_cardGGregulator@a32 hisilicon,hi6552-regulator-pmicmldo13|j0 x ',-.;O~cw j-Pw@:0#scamera_coremcamera_ioscamera_ioregulator@a33 hisilicon,hi6552-regulator-pmicmldo14|&%0x ',-.;Ocw &%'@)2*,@ -/M`0&scamera_avddmcamera_avddmcamera_vcmregulator@a34 hisilicon,hi6552-regulator-pmicmldo15|j0 x ',-.;Ocw j-Pw@:0 codec_analogregulator@a36 hisilicon,hi6552-regulator-pmicmldo17|&%0x '/01;Ocw &%'@)2*,@ -/M`0 vibratorregulator@a38 hisilicon,hi6552-regulator-pmicmldo19|w@- h '/01;Ocw w@:)0*+|,@ - emmc_vddmAAregulator@a40 hisilicon,hi6552-regulator-pmicmldo21|-Px '/01;Ocw -Pw@:0regulator@a41 hisilicon,hi6552-regulator-pmicmldo22| Ox '/01;Ocw  B@0O mcamera_coremali@f4080000arm,mali-450arm,mali-utgardi?px#clk_g3dpclk_g3d@(2<HZjw9m~~~~~~~~~~~~~~~~}>IRQGPIRQGPMMUIRQPPIRQPMUIRQPP0IRQPPMMU0IRQPP1IRQPPM1IRQPP2IRQPPMMU2IRQPP4IRQPPMM4IRQPP5IRQPPMMU5IRQPP6IRQPPM6dwmmc0@f723d000hisilicon,hi6220-dw-mshci# mHxciubiuAQdefault_BCDEdwmmc1@f723e000hisilicon,hi6220-dw-mshc=i# mIxciubiuFG * Qdefaultidle _HIJ 3KLMdwmmc2@f723f000hisilicon,hi6220-dw-mshci# mJ-xciubiu=N Qdefaultidle _OPQ 3RSTwlcore@2 ti,wl1835i9mmtcmoshisilicon,hi6220-mtcmos-driverG b~Zregulator@a1 mG3D_PD_VDDmtcmos1 '04<;@@regulator@a2mSOC_MEDmtcmos2 '04<;regulator@0regulator-fixed mfixed_5v_hub|LK@LK@ UUsyscon@f7030000sysconiVVusbphyhisilicon,hi6220-usb-phyU    VxWWusb@f72c0000huawei,hisi-usbi,Wotg  mMstub_clockhisilicon,hi6220-stub-clk,XFY22watchdog@f8005000arm,sp805-wdtarm,primecelliP m x= apb_pclktsensor@0,f7030700hisilicon,tsensori mx thermal_clkMZZthermal-zoneslocalcyZtripslocal_alertP passivelocal_crit_  criticalcooling-mapscluster1cyZtripscluster1_alertP passivecluster1_crit_  criticalcooling-mapscluster0cyZtripscluster0_alertP passive[[cluster0_crit_  criticalcooling-mapsmap0[ 5gpucyZtripsgpu_alertP passivegpu_crit_  criticalcooling-mapsaliases/smb/uart@f8015000/smb/uart@f7111000/smb/uart@f7112000/dwmmc0@f723d000/dwmmc1@f723e000/dwmmc2@f723f000chosen  `memoryAmemoryi@reserved-memory-Jmcu-buf@05e00000  i@mbox-buf@06dff000 ireboot-reason@05f01000 ikimkimQdefault_  &/dev/ttyAMA1 / :-btwilink btwilinkleds gpio-ledsuser_led1 Duser_led1 4* Jheartbeatuser_led2 Duser_led2 4* Jmmc0user_led3 Duser_led3 4* Jmmc1user_led4 Duser_led4 4* Jcpu0wlan_active_led Dwifi_active 4) Jphy0tx `offbt_active_led Dbt_active 4* Jhci0rx `offfixedregulator@1regulator-fixedmwlan-en-regulator|w@w@  np NNreboot-reason@05f01000linux,reboot-reason-srami wfU wfU wfU oemhisi-ion@0hisilicon,ionheap_sys_user@0 sys_user  ion_systemheap_sys_contig@0 sys_contig  ion_system_contig modelcompatiblehisi,boardid#address-cells#size-cellsinterrupt-parentrangespinctrl-namespinctrl-0reg#gpio-range-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,gpio-rangelinux,phandlepinctrl-single,pins#pinctrl-single,gpio-range-cellspinctrl-single,bias-pulldownpinctrl-single,bias-pulluppinctrl-single,drive-strengthinterruptsclocksclock-namesstatusreset-controller-regclock-freq-highclk-enable-flagfifo-deep-size#dma-cellsdma-channelsdma-requestsdma-no-ccidma-type#mbox-cellsgpio-controller#gpio-cellsinterrupt-controller#interrupt-cellsgpio-rangesi2c-sda-hold-time-nsdelay-regpd-gpioadi,input-depthadi,input-colorspaceadi,input-clockadi,clock-delayadi,embedded-syncdma-coherentreg-namesade_core_clk_ratemedia_noc_clk_ratevcencoder-slavegpiosmethoddevice_typeenable-methodclock-latencyoperating-points#cooling-cellscpu-idle-statescpuentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uswakeup-latency-us#clock-cellsregmapoffsetpmu_irq_gpiointerrupt-namesbattery_product_indexboard_idregulator-nameregulator-min-microvoltregulator-max-microvolthisilicon,valid-modes-maskhisilicon,valid-ops-maskhisilicon,initial-modehisilicon,regulator-typehisilicon,off-on-delayhisilicon,ctrl-regshisilicon,ctrl-datahisilicon,vset-regshisilicon,vset-datahisilicon,regulator-n-volhisilicon,vset-tablehisilicon,num_consumer_supplieshisilicon,consumer-suppliesregulator-boot-onregulator-always-onG3D_PD_VDD-supplymali_def_freqpclk_freqdfs_stepsdfs_lockprfdfs_limit_max_prfdfs_profile_numdfs_profilesmali_typenum-slotsboard-mmc-bus-clkcap-mmc-highspeednon-removablevmmc-supplybus-widthcard-detect-delayhisilicon,peripheral-sysconcap-sd-highspeedvqmmc-supplydisable-wpcd-gpiospinctrl-1broken-cdhisilicon,mtcmos-steady-ushisilicon,mtcmos-sc-on-basehisilicon,mtcmos-acpu-on-baseregulator-compatiblevhub-supplyhuawei,gpio_vbus_dethuawei,gpio_id_detphysdr_modeg-use-dmag-rx-fifo-sizeg-np-tx-fifo-sizeg-tx-fifo-sizehisilicon,hi6220-clk-srammboxes#thermal-sensor-cellspolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-deviceserial0serial1serial2mshc0mshc1mshc2linux,initrd-startlinux,initrd-endno-mapnshutdown_gpiodev_nameflow_cntrlbaud_ratelabellinux,default-triggerdefault-statestartup-delay-usenable-active-highreason,nonereason,bootloaderreason,recoveryreason,oemheap-nameheap-rangeheap-type