| /external/llvm/lib/Target/Hexagon/ |
| D | HexagonBitTracker.h | 50 struct ExtType { struct
51 enum { SExt, ZExt };
52 char Type;
53 uint16_t Width;
54 ExtType() : Type(0), Width(0) {} in ExtType() argument
55 ExtType(char t, uint16_t w) : Type(t), Width(w) {} in ExtType() argument
|
| D | HexagonISelDAGToDAG.cpp | 250 ISD::LoadExtType ExtType = LD->getExtensionType(); in SelectIndexedLoad() local
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | LegalizeVectorOps.cpp | 204 ISD::LoadExtType ExtType = LD->getExtensionType(); in LegalizeOp() local
513 ISD::LoadExtType ExtType = LD->getExtensionType(); in ExpandLoad() local
|
| D | LegalizeVectorTypes.cpp | 1049 ISD::LoadExtType ExtType = LD->getExtensionType(); in SplitVecRes_LOAD() local
1096 ISD::LoadExtType ExtType = MLD->getExtensionType(); in SplitVecRes_MLOAD() local
2839 ISD::LoadExtType ExtType = LD->getExtensionType(); in WidenVecRes_LOAD() local
2870 ISD::LoadExtType ExtType = N->getExtensionType(); in WidenVecRes_MLOAD() local
3645 ISD::LoadExtType ExtType) { in GenWidenVectorExtLoads()
|
| D | SelectionDAG.cpp | 233 ISD::NodeType ISD::getExtForLoadExtType(bool IsFP, ISD::LoadExtType ExtType) { in getExtForLoadExtType()
2731 unsigned ExtType = LD->getExtensionType(); in ComputeNumSignBits() local
5052 SDValue SelectionDAG::getLoad(ISD::MemIndexedMode AM, ISD::LoadExtType ExtType, in getLoad()
5084 SDValue SelectionDAG::getLoad(ISD::MemIndexedMode AM, ISD::LoadExtType ExtType, in getLoad()
5150 SDValue SelectionDAG::getExtLoad(ISD::LoadExtType ExtType, const SDLoc &dl, in getExtLoad()
5162 SDValue SelectionDAG::getExtLoad(ISD::LoadExtType ExtType, const SDLoc &dl, in getExtLoad()
|
| D | DAGCombiner.cpp | 960 ISD::LoadExtType ExtType = ISD::isNON_EXTLoad(LD) in PromoteOperand() local
1185 ISD::LoadExtType ExtType = ISD::isNON_EXTLoad(LD) in PromoteLoad() local
5899 const SDLoc &DL, ISD::NodeType ExtType) { in ExtendSetCCUses()
5959 ISD::LoadExtType ExtType = in CombineExtLoad() local
6664 ISD::LoadExtType ExtType = LN0->getExtensionType(); in visitANY_EXTEND() local
6771 ISD::LoadExtType ExtType = ISD::NON_EXTLOAD; in ReduceLoadWidth() local
12300 ISD::LoadExtType ExtType = TLI.isLoadExtLegal(ISD::ZEXTLOAD, ResultVT, in ReplaceExtractVectorEltOfLoadWithNarrowedLoad() local
|
| D | LegalizeIntegerTypes.cpp | 478 ISD::LoadExtType ExtType = in PromoteIntRes_LOAD() local
2053 ISD::LoadExtType ExtType = N->getExtensionType(); in ExpandIntRes_LOAD() local
|
| D | TargetLowering.cpp | 3153 ISD::LoadExtType ExtType = LD->getExtensionType(); in scalarizeVectorLoad() local
|
| /external/swiftshader/third_party/LLVM/include/llvm/Target/ |
| D | TargetLowering.h | 397 LegalizeAction getLoadExtAction(unsigned ExtType, EVT VT) const { in getLoadExtAction()
406 bool isLoadExtLegal(unsigned ExtType, EVT VT) const { in isLoadExtLegal()
1063 void setLoadExtAction(unsigned ExtType, MVT VT, in setLoadExtAction()
|
| /external/llvm/include/llvm/Target/ |
| D | TargetLowering.h | 657 LegalizeAction getLoadExtAction(unsigned ExtType, EVT ValVT, in getLoadExtAction()
669 bool isLoadExtLegal(unsigned ExtType, EVT ValVT, EVT MemVT) const { in isLoadExtLegal()
675 bool isLoadExtLegalOrCustom(unsigned ExtType, EVT ValVT, EVT MemVT) const { in isLoadExtLegalOrCustom()
1433 void setLoadExtAction(unsigned ExtType, MVT ValVT, MVT MemVT, in setLoadExtAction()
|
| /external/llvm/lib/Target/AMDGPU/ |
| D | R600ISelLowering.cpp | 1513 ISD::LoadExtType ExtType = Load->getExtensionType(); in lowerPrivateExtLoad() local
1569 ISD::LoadExtType ExtType = LoadNode->getExtensionType(); in LowerLOAD() local
|
| D | SIISelLowering.cpp | 1999 ISD::LoadExtType ExtType = Load->getExtensionType(); in LowerLOAD() local
|
| /external/capstone/arch/AArch64/ |
| D | AArch64InstPrinter.c | 809 AArch64_AM_ShiftExtendType ExtType = AArch64_AM_getArithExtendType(Val); in printArithExtend() local
|
| /external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/ |
| D | LegalizeVectorTypes.cpp | 708 ISD::LoadExtType ExtType = LD->getExtensionType(); in SplitVecRes_LOAD() local
1879 ISD::LoadExtType ExtType = LD->getExtensionType(); in WidenVecRes_LOAD() local
2398 ISD::LoadExtType ExtType) { in GenWidenVectorExtLoads()
|
| D | DAGCombiner.cpp | 688 ISD::LoadExtType ExtType = ISD::isNON_EXTLoad(LD) in PromoteOperand() local
912 ISD::LoadExtType ExtType = ISD::isNON_EXTLoad(LD) in PromoteLoad() local
3930 ISD::NodeType ExtType) { in ExtendSetCCUses()
4606 ISD::LoadExtType ExtType = ISD::NON_EXTLOAD; in ReduceLoadWidth() local
|
| D | LegalizeIntegerTypes.cpp | 414 ISD::LoadExtType ExtType = in PromoteIntRes_LOAD() local
1777 ISD::LoadExtType ExtType = N->getExtensionType(); in ExpandIntRes_LOAD() local
|
| D | SelectionDAG.cpp | 2265 unsigned ExtType = LD->getExtensionType(); in ComputeNumSignBits() local
4137 SelectionDAG::getLoad(ISD::MemIndexedMode AM, ISD::LoadExtType ExtType, in getLoad()
4167 SelectionDAG::getLoad(ISD::MemIndexedMode AM, ISD::LoadExtType ExtType, in getLoad()
4222 SDValue SelectionDAG::getExtLoad(ISD::LoadExtType ExtType, DebugLoc dl, EVT VT, in getExtLoad()
|
| D | LegalizeDAG.cpp | 1133 ISD::LoadExtType ExtType = LD->getExtensionType(); in LegalizeOp() local
|
| /external/llvm/lib/Target/AArch64/InstPrinter/ |
| D | AArch64InstPrinter.cpp | 1098 AArch64_AM::ShiftExtendType ExtType = AArch64_AM::getArithExtendType(Val); in printArithExtend() local
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64ISelLowering.cpp | 2567 ISD::LoadExtType ExtType = ISD::NON_EXTLOAD; in LowerFormalArguments() local
8388 unsigned ExtType = LHS.getOpcode(); in performAddSubLongCombine() local
9335 bool checkValueWidth(SDValue V, unsigned width, ISD::LoadExtType &ExtType) { in checkValueWidth()
9439 ISD::LoadExtType ExtType, int AddConstant, in isEquivalentMaskless()
9564 ISD::LoadExtType ExtType; in performCONDCombine() local
|
| D | AArch64FastISel.cpp | 54 AArch64_AM::ShiftExtendType ExtType; member in __anon007bec610111::AArch64FastISel::Address
1358 AArch64_AM::ShiftExtendType ExtType, in emitAddSub_rx()
|
| D | AArch64InstrInfo.cpp | 1447 AArch64_AM::ShiftExtendType ExtType = AArch64_AM::getMemExtendType(Val); in isScaledAddr() local
|
| D | AArch64ISelDAGToDAG.cpp | 1054 ISD::LoadExtType ExtType = LD->getExtensionType(); in tryIndexedLoad() local
|
| /external/llvm/lib/Target/NVPTX/ |
| D | NVPTXISelLowering.cpp | 4016 unsigned ExtType = in PerformANDCombine() local
|
| /external/swiftshader/third_party/LLVM/lib/Target/CellSPU/ |
| D | SPUISelLowering.cpp | 555 ISD::LoadExtType ExtType = LN->getExtensionType(); in LowerLOAD() local
|