/external/llvm/lib/CodeGen/ |
D | RegisterPressure.cpp | 28 LaneBitmask PrevMask, LaneBitmask NewMask) { in increaseSetPressure() 42 LaneBitmask PrevMask, LaneBitmask NewMask) { in decreaseSetPressure() 114 LaneBitmask NewMask) { in increaseRegPressure() 129 LaneBitmask NewMask) { in decreaseRegPressure() 669 LaneBitmask NewMask = PrevMask | P.LaneMask; in addLiveRegs() local 684 LaneBitmask NewMask; in discoverLiveInOrOut() local 738 LaneBitmask NewMask = PreviousMask & ~Def.LaneMask; in recede() local 767 LaneBitmask NewMask = PreviousMask | Use.LaneMask; in recede() local 892 LaneBitmask NewMask = PreviousMask | Def.LaneMask; in advance() local 1270 LaneBitmask NewMask = LiveMask & ~LastUseMask; in bumpDownwardPressure() local [all …]
|
/external/tensorflow/tensorflow/core/common_runtime/gpu/ |
D | gpu_debug_allocator.cc | 32 int64* NewMask(int64 word) { in NewMask() function
|
/external/swiftshader/third_party/LLVM/lib/Transforms/InstCombine/ |
D | InstCombineVectorOps.cpp | 536 std::vector<int> NewMask; in visitShuffleVectorInst() local
|
D | InstCombineSimplifyDemanded.cpp | 349 APInt NewMask = ~(LHSKnownOne & RHSKnownOne & DemandedMask); in SimplifyDemandedUseBits() local
|
/external/llvm/lib/Transforms/InstCombine/ |
D | InstCombineAndOrXor.cpp | 512 unsigned NewMask; in conjugateICmpMask() local 760 APInt NewMask = BCst->getValue() & DCst->getValue(); in foldLogOpOfMaskedICmps() local 772 APInt NewMask = BCst->getValue() | DCst->getValue(); in foldLogOpOfMaskedICmps() local
|
D | InstCombineSimplifyDemanded.cpp | 389 APInt NewMask = ~(LHSKnownOne & RHSKnownOne & DemandedMask); in SimplifyDemandedUseBits() local
|
/external/llvm/lib/Target/X86/ |
D | X86ISelDAGToDAG.cpp | 935 SDValue NewMask = DAG.getConstant(0xff, DL, VT); in foldMaskAndShiftToExtract() local 982 SDValue NewMask = DAG.getConstant(Mask >> ShiftAmt, DL, VT); in foldMaskedShiftToScaledMask() local
|
D | X86ISelLowering.cpp | 9119 int NewMask[4] = {Mask[0], Mask[1], Mask[2], Mask[3]}; in lowerVectorShuffleWithSHUFPS() local 10847 SmallVector<int, 8> NewMask((unsigned)Size, -1); in lowerVectorShuffleByMerging128BitLanes() local 12145 SmallVector<int, 8> NewMask(Mask.begin(), Mask.end()); in lowerVectorShuffle() local 25766 SDValue NewMask = DAG.getConstant(1, DL, MVT::i8); in combineTargetShuffle() local 29013 SDValue NewMask; in combineMaskedLoad() local 29133 SDValue NewMask; in combineMaskedStore() local
|
/external/llvm/lib/CodeGen/SelectionDAG/ |
D | DAGCombiner.cpp | 2995 SDValue NewMask = DAG.getConstant(AndMask.trunc(Size / 2), SL, HalfVT); in visitANDLike() local 6754 APInt NewMask = Mask << Amt; in GetDemandedBits() local 7614 SmallVector<int, 8> NewMask; in visitBITCAST() local 13418 SmallVector<int, 8> NewMask; in visitVECTOR_SHUFFLE() local 13434 SmallVector<int, 8> NewMask; in visitVECTOR_SHUFFLE() local 13570 SmallVector<int, 8> NewMask; in visitVECTOR_SHUFFLE() local 13601 SmallVector<int, 8> NewMask; in visitVECTOR_SHUFFLE() local 13769 SmallVector<int, 8> NewMask(VT.getVectorNumElements(), -1); in visitSCALAR_TO_VECTOR() local
|
D | LegalizeDAG.cpp | 226 SmallVector<int, 8> NewMask; in ShuffleWithNarrowerEltType() local 2994 SmallVector<int, 32> NewMask; in ExpandNode() local
|
D | TargetLowering.cpp | 437 APInt NewMask = DemandedMask; in SimplifyDemandedBits() local
|
D | LegalizeIntegerTypes.cpp | 3256 ArrayRef<int> NewMask = SV->getMask().slice(0, VT.getVectorNumElements()); in PromoteIntRes_VECTOR_SHUFFLE() local
|
D | LegalizeVectorTypes.cpp | 3009 SmallVector<int, 16> NewMask; in WidenVecRes_VECTOR_SHUFFLE() local
|
/external/llvm/lib/Target/SystemZ/ |
D | SystemZISelDAGToDAG.cpp | 955 SDValue NewMask = CurDAG->getConstant(RISBG.Mask, DL, VT); in tryRISBGZero() local
|
/external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/ |
D | TargetLowering.cpp | 1215 APInt NewMask = DemandedMask; in SimplifyDemandedBits() local
|
D | LegalizeVectorTypes.cpp | 1973 SmallVector<int, 16> NewMask; in WidenVecRes_VECTOR_SHUFFLE() local
|
D | LegalizeDAG.cpp | 177 SmallVector<int, 8> NewMask; in ShuffleWithNarrowerEltType() local
|
D | LegalizeIntegerTypes.cpp | 2877 SmallVector<int, 8> NewMask; in PromoteIntRes_VECTOR_SHUFFLE() local
|
D | DAGCombiner.cpp | 4588 APInt NewMask = Mask << Amt; in GetDemandedBits() local
|
/external/llvm/lib/Target/AMDGPU/ |
D | SIISelLowering.cpp | 2625 uint32_t NewMask = (CLHS->getZExtValue() | CRHS->getZExtValue()) & MaxMask; in performOrCombine() local
|
/external/swiftshader/third_party/LLVM/lib/Target/ARM/ |
D | ARMISelLowering.cpp | 7129 SmallVector<int, 16> NewMask; in PerformVECTOR_SHUFFLECombine() local
|
/external/llvm/lib/Target/ARM/ |
D | ARMISelLowering.cpp | 9873 SmallVector<int, 16> NewMask; in PerformVECTOR_SHUFFLECombine() local
|
/external/swiftshader/third_party/LLVM/lib/Target/X86/ |
D | X86ISelLowering.cpp | 6719 SDValue NewMask = NormalizeMask(SVOp, DAG); in LowerVECTOR_SHUFFLE() local
|