| /external/compiler-rt/lib/builtins/arm/ |
| D | sync_fetch_and_or_4.S | 17 #define or_4(rD, rN, rM) orr rD, rN, rM argument
|
| D | sync_fetch_and_and_4.S | 17 #define and_4(rD, rN, rM) and rD, rN, rM argument
|
| D | sync_fetch_and_min_4.S | 17 #define min_4(rD, rN, rM) MINMAX_4(rD, rN, rM, lt) argument
|
| D | sync_fetch_and_add_4.S | 18 #define add_4(rD, rN, rM) add rD, rN, rM argument
|
| D | sync_fetch_and_nand_4.S | 17 #define nand_4(rD, rN, rM) bic rD, rN, rM argument
|
| D | sync_fetch_and_umin_4.S | 17 #define umin_4(rD, rN, rM) MINMAX_4(rD, rN, rM, lo) argument
|
| D | sync_fetch_and_xor_4.S | 17 #define xor_4(rD, rN, rM) eor rD, rN, rM argument
|
| D | sync_fetch_and_max_4.S | 17 #define max_4(rD, rN, rM) MINMAX_4(rD, rN, rM, gt) argument
|
| D | sync_fetch_and_sub_4.S | 18 #define sub_4(rD, rN, rM) sub rD, rN, rM argument
|
| D | sync_fetch_and_umax_4.S | 17 #define umax_4(rD, rN, rM) MINMAX_4(rD, rN, rM, hi) argument
|
| D | sync-ops.h | 51 #define MINMAX_4(rD, rN, rM, cmp_kind) \ argument
|
| /external/lzma/Asm/x86/ |
| D | XzCrc64Opt.asm | 10 rD equ r9 define
100 rD equ r1 define
|
| D | 7zCrcOpt.asm | 8 rD equ r2 define
|
| D | AesOpt.asm | 18 rD equ r2 define
|
| /external/valgrind/VEX/priv/ |
| D | guest_arm_toIR.c | 7890 void mk_neon_elem_load_to_one_lane( UInt rD, UInt inc, UInt index, in mk_neon_elem_load_to_one_lane()
7951 void mk_neon_elem_store_from_one_lane( UInt rD, UInt inc, UInt index, in mk_neon_elem_store_from_one_lane()
8392 UInt rD = (INSN(22,22) << 4) | INSN(15,12); in dis_neon_load_or_store() local
10983 UInt rD = 99, rN = 99, rM = 99, rA = 99; in decode_V6MEDIA_instruction() local
12398 UInt rD = 99, rN = 99, rM = 99, rA = 99; in decode_V6MEDIA_instruction() local
14572 UInt rD = INSN(15,12); in decode_CP10_CP11_instruction() local
14602 UInt rD = INSN(15,12); in decode_CP10_CP11_instruction() local
14617 UInt rD = INSN(15,12); /* lo32 */ in decode_CP10_CP11_instruction() local
14637 UInt rD = INSN(15,12); /* lo32 */ in decode_CP10_CP11_instruction() local
14707 UInt rD = (INSN(7,7) << 4) | INSN(19,16); in decode_CP10_CP11_instruction() local
[all …]
|
| D | host_arm64_isel.c | 3063 HReg rD = newVRegD(env); in iselDblExpr_wrk() local
3250 HReg rD = newVRegD(env); in iselFltExpr_wrk() local
3397 HReg rD = newVRegD(env); in iselF16Expr_wrk() local
3563 HReg rD = iselIntExpr_R(env, stmt->Ist.Store.data); in iselStmt() local
3569 HReg rD = iselIntExpr_R(env, stmt->Ist.Store.data); in iselStmt() local
3575 HReg rD = iselIntExpr_R(env, stmt->Ist.Store.data); in iselStmt() local
3581 HReg rD = iselIntExpr_R(env, stmt->Ist.Store.data); in iselStmt() local
3613 HReg rD = iselIntExpr_R(env, stmt->Ist.Put.data); in iselStmt() local
3619 HReg rD = iselIntExpr_R(env, stmt->Ist.Put.data); in iselStmt() local
3625 HReg rD = iselIntExpr_R(env, stmt->Ist.Put.data); in iselStmt() local
[all …]
|
| D | host_arm64_defs.c | 888 ARM64Instr* ARM64Instr_LdSt64 ( Bool isLoad, HReg rD, ARM64AMode* amode ) { in ARM64Instr_LdSt64()
896 ARM64Instr* ARM64Instr_LdSt32 ( Bool isLoad, HReg rD, ARM64AMode* amode ) { in ARM64Instr_LdSt32()
904 ARM64Instr* ARM64Instr_LdSt16 ( Bool isLoad, HReg rD, ARM64AMode* amode ) { in ARM64Instr_LdSt16()
912 ARM64Instr* ARM64Instr_LdSt8 ( Bool isLoad, HReg rD, ARM64AMode* amode ) { in ARM64Instr_LdSt8()
1063 ARM64Instr* ARM64Instr_VCvtI2F ( ARM64CvtOp how, HReg rD, HReg rS ) { in ARM64Instr_VCvtI2F()
1071 ARM64Instr* ARM64Instr_VCvtF2I ( ARM64CvtOp how, HReg rD, HReg rS, in ARM64Instr_VCvtF2I()
1300 ARM64Instr* ARM64Instr_VDfromX ( HReg rD, HReg rX ) { in ARM64Instr_VDfromX()
3298 UInt rD = iregEnc(i->ARM64in.Arith.dst); in emit_ARM64Instr() local
3324 UInt rD = 31; /* XZR, we are going to dump the result */ in emit_ARM64Instr() local
3351 UInt rD = iregEnc(i->ARM64in.Logic.dst); in emit_ARM64Instr() local
[all …]
|
| D | host_arm_defs.c | 1137 Bool isLoad, HReg rD, ARMAMode1* amode ) { in ARMInstr_LdSt32()
1149 HReg rD, ARMAMode2* amode ) { in ARMInstr_LdSt16()
1161 Bool isLoad, HReg rD, ARMAMode1* amode ) { in ARMInstr_LdSt8U()
1171 ARMInstr* ARMInstr_Ld8S ( ARMCondCode cc, HReg rD, ARMAMode2* amode ) { in ARMInstr_Ld8S()
1534 ARMInstr* ARMInstr_Add32 ( HReg rD, HReg rN, UInt imm32 ) { in ARMInstr_Add32()
2913 static UInt* imm32_to_ireg ( UInt* p, Int rD, UInt imm32 ) in imm32_to_ireg()
2995 static UInt* imm32_to_ireg_EXACTLY2 ( UInt* p, Int rD, UInt imm32 ) in imm32_to_ireg_EXACTLY2()
3018 static Bool is_imm32_to_ireg_EXACTLY2 ( UInt* p, Int rD, UInt imm32 ) in is_imm32_to_ireg_EXACTLY2()
3039 Bool isLoad, UInt rD, ARMAMode1* am ) in do_load_or_store32()
3086 UInt rD = iregEnc(i->ARMin.Alu.dst); in emit_ARMInstr() local
[all …]
|
| D | host_arm_isel.c | 2473 HReg rD = newVRegD(env); in iselNeon64Expr_wrk() local
2499 HReg rD = newVRegD(env); in iselNeon64Expr_wrk() local
2523 HReg rD = newVRegD(env); in iselNeon64Expr_wrk() local
4607 HReg rD = newVRegV(env); in iselNeonExpr_wrk() local
4635 HReg rD = newVRegV(env); in iselNeonExpr_wrk() local
4663 HReg rD = newVRegV(env); in iselNeonExpr_wrk() local
5883 HReg rD = iselIntExpr_R(env, stmt->Ist.Store.data); in iselStmt() local
5889 HReg rD = iselIntExpr_R(env, stmt->Ist.Store.data); in iselStmt() local
5897 HReg rD = iselIntExpr_R(env, stmt->Ist.Store.data); in iselStmt() local
5954 HReg rD = iselIntExpr_R(env, sg->data); in iselStmt() local
[all …]
|
| D | host_arm64_defs.h | 584 HReg rD; member
590 HReg rD; member
596 HReg rD; member
602 HReg rD; member
738 HReg rD; // dst, a D or S register member
744 HReg rD; // dst, a W or X register member
872 HReg rD; member
|
| D | host_arm_defs.h | 674 HReg rD; member
682 HReg rD; member
689 HReg rD; member
695 HReg rD; member
969 HReg rD; member
|
| D | guest_amd64_toIR.c | 22806 UInt rD = gregOfRexRM(pfx, modrm); in dis_VEX_NDS_128_AnySimdPfx_0F_WIG() local
23160 UInt rD = getVexNvvvv(pfx); in dis_AVX128_shiftE_to_V_imm() local
23217 UInt rD = getVexNvvvv(pfx); in dis_AVX256_shiftE_to_V_imm() local
23725 UInt rD = gregOfRexRM(pfx, modrm); in dis_VEX_NDS_256_AnySimdPfx_0F_WIG() local
24776 UInt rD = gregOfRexRM(pfx, modrm); in dis_ESC_0F__VEX() local
24802 UInt rD = gregOfRexRM(pfx, modrm); in dis_ESC_0F__VEX() local
24830 UInt rD = gregOfRexRM(pfx, modrm); in dis_ESC_0F__VEX() local
24860 UInt rD = gregOfRexRM(pfx, modrm); in dis_ESC_0F__VEX() local
25316 UInt rD = gregOfRexRM(pfx, modrm); in dis_ESC_0F__VEX() local
25346 UInt rD = gregOfRexRM(pfx, modrm); in dis_ESC_0F__VEX() local
[all …]
|
| D | guest_arm64_toIR.c | 2469 UInt rD = INSN(4,0); in dis_ARM64_data_processing_immediate() local
2820 UInt rD = INSN(4,0); in dis_ARM64_data_processing_register() local
2862 UInt rD = INSN(4,0); in dis_ARM64_data_processing_register() local
2928 UInt rD = INSN(4,0); in dis_ARM64_data_processing_register() local
|
| /external/aac/libFDK/src/ |
| D | FDK_crc.cpp | 429 CCrcRegData *rD = &hCrcInfo->crcRegData[reg]; in crcCalc() local
|
| /external/mesa3d/src/gallium/state_trackers/nine/ |
| D | nine_ff.c | 790 struct ureg_dst rD = ureg_writemask(ureg_DECL_temporary(ureg), TGSI_WRITEMASK_XYZ); in nine_ff_build_vs() local
|