Home
last modified time | relevance | path

Searched refs:CCState (Results 1 – 25 of 62) sorted by relevance

123

/external/llvm/lib/CodeGen/
DCallingConvLower.cpp28 CCState::CCState(CallingConv::ID CC, bool isVarArg, MachineFunction &mf, in CCState() function in CCState
44 void CCState::HandleByVal(unsigned ValNo, MVT ValVT, in HandleByVal()
62 void CCState::MarkAllocated(unsigned Reg) { in MarkAllocated()
70 CCState::AnalyzeFormalArguments(const SmallVectorImpl<ISD::InputArg> &Ins, in AnalyzeFormalArguments()
89 bool CCState::CheckReturn(const SmallVectorImpl<ISD::OutputArg> &Outs, in CheckReturn()
103 void CCState::AnalyzeReturn(const SmallVectorImpl<ISD::OutputArg> &Outs, in AnalyzeReturn()
121 void CCState::AnalyzeCallOperands(const SmallVectorImpl<ISD::OutputArg> &Outs, in AnalyzeCallOperands()
138 void CCState::AnalyzeCallOperands(SmallVectorImpl<MVT> &ArgVTs, in AnalyzeCallOperands()
157 void CCState::AnalyzeCallResult(const SmallVectorImpl<ISD::InputArg> &Ins, in AnalyzeCallResult()
173 void CCState::AnalyzeCallResult(MVT VT, CCAssignFn Fn) { in AnalyzeCallResult()
[all …]
/external/swiftshader/third_party/LLVM/lib/CodeGen/
DCallingConvLower.cpp26 CCState::CCState(CallingConv::ID CC, bool isVarArg, MachineFunction &mf, in CCState() function in CCState
42 void CCState::HandleByVal(unsigned ValNo, MVT ValVT, in HandleByVal()
60 void CCState::MarkAllocated(unsigned Reg) { in MarkAllocated()
69 CCState::AnalyzeFormalArguments(const SmallVectorImpl<ISD::InputArg> &Ins, in AnalyzeFormalArguments()
88 bool CCState::CheckReturn(const SmallVectorImpl<ISD::OutputArg> &Outs, in CheckReturn()
102 void CCState::AnalyzeReturn(const SmallVectorImpl<ISD::OutputArg> &Outs, in AnalyzeReturn()
120 void CCState::AnalyzeCallOperands(const SmallVectorImpl<ISD::OutputArg> &Outs, in AnalyzeCallOperands()
138 void CCState::AnalyzeCallOperands(SmallVectorImpl<MVT> &ArgVTs, in AnalyzeCallOperands()
157 void CCState::AnalyzeCallResult(const SmallVectorImpl<ISD::InputArg> &Ins, in AnalyzeCallResult()
174 void CCState::AnalyzeCallResult(MVT VT, CCAssignFn Fn) { in AnalyzeCallResult()
/external/llvm/lib/Target/Mips/
DMipsCCState.h21 class MipsCCState : public CCState {
70 : CCState(CC, isVarArg, MF, locs, C), SpecialCallingConv(SpecialCC) {} in CCState() function
78 CCState::AnalyzeCallOperands(Outs, Fn); in AnalyzeCallOperands()
96 CCState::AnalyzeFormalArguments(Ins, Fn); in AnalyzeFormalArguments()
105 CCState::AnalyzeCallResult(Ins, Fn); in AnalyzeCallResult()
113 CCState::AnalyzeReturn(Outs, Fn); in AnalyzeReturn()
121 bool Return = CCState::CheckReturn(ArgsFlags, Fn); in CheckReturn()
DMips16ISelLowering.h35 const CCState &CCInfo, unsigned NextStackOffset,
DMipsISelLowering.h272 void HandleByVal(CCState *, unsigned &, unsigned) const override;
457 isEligibleForTailCallOptimization(const CCState &CCInfo,
486 CCState &State) const;
DMipsSEISelLowering.h55 const CCState &CCInfo, unsigned NextStackOffset,
/external/swiftshader/third_party/LLVM/lib/Target/ARM/
DARMCallingConv.h31 CCState &State, bool CanFail) { in f64AssignAPCS()
62 CCState &State) { in CC_ARM_APCS_Custom_f64()
74 CCState &State, bool CanFail) { in f64AssignAAPCS()
110 CCState &State) { in CC_ARM_AAPCS_Custom_f64()
120 CCValAssign::LocInfo &LocInfo, CCState &State) { in f64RetAssign()
142 CCState &State) { in RetCC_ARM_APCS_Custom_f64()
153 CCState &State) { in RetCC_ARM_AAPCS_Custom_f64()
DARMISelLowering.h445 void VarArgStyleRegisters(CCState &CCInfo, SelectionDAG &DAG,
449 void computeRegArea(CCState &CCInfo, MachineFunction &MF,
463 virtual void HandleByVal(CCState *, unsigned &) const;
/external/swiftshader/third_party/LLVM/lib/Target/X86/
DX86GenCallingConv.inc11 ISD::ArgFlagsTy ArgFlags, CCState &State);
14 ISD::ArgFlagsTy ArgFlags, CCState &State);
17 ISD::ArgFlagsTy ArgFlags, CCState &State);
20 ISD::ArgFlagsTy ArgFlags, CCState &State);
23 ISD::ArgFlagsTy ArgFlags, CCState &State);
26 ISD::ArgFlagsTy ArgFlags, CCState &State);
29 ISD::ArgFlagsTy ArgFlags, CCState &State);
32 ISD::ArgFlagsTy ArgFlags, CCState &State);
35 ISD::ArgFlagsTy ArgFlags, CCState &State);
38 ISD::ArgFlagsTy ArgFlags, CCState &State);
[all …]
/external/llvm/lib/Target/SystemZ/
DSystemZCallingConv.h26 class SystemZCCState : public CCState {
43 : CCState(CC, isVarArg, MF, locs, C) {} in SystemZCCState()
56 CCState::AnalyzeFormalArguments(Ins, Fn); in AnalyzeFormalArguments()
70 CCState::AnalyzeCallOperands(Outs, Fn); in AnalyzeCallOperands()
92 CCState &State) { in CC_SystemZ_I128Indirect()
/external/llvm/lib/Target/ARM/
DARMCallingConv.h30 CCState &State, bool CanFail) { in f64AssignAPCS()
61 CCState &State) { in CC_ARM_APCS_Custom_f64()
73 CCState &State, bool CanFail) { in f64AssignAAPCS()
115 CCState &State) { in CC_ARM_AAPCS_Custom_f64()
125 CCValAssign::LocInfo &LocInfo, CCState &State) { in f64RetAssign()
147 CCState &State) { in RetCC_ARM_APCS_Custom_f64()
158 CCState &State) { in RetCC_ARM_AAPCS_Custom_f64()
183 CCState &State) { in CC_ARM_AAPCS_Custom_Aggregate()
DARMISelLowering.h612 int StoreByValRegs(CCState &CCInfo, SelectionDAG &DAG, const SDLoc &dl,
617 void VarArgStyleRegisters(CCState &CCInfo, SelectionDAG &DAG,
627 void HandleByVal(CCState *, unsigned &, unsigned) const override;
/external/llvm/lib/Target/X86/
DX86CallingConv.h28 CCState &State) { in CC_X86_32_VectorCallIndirect()
39 CCState &) { in CC_X86_AnyReg_Error() argument
50 CCState &State) { in CC_X86_32_MCUInReg()
/external/swiftshader/third_party/LLVM/include/llvm/CodeGen/
DCallingConvLower.h27 class CCState; variable
136 ISD::ArgFlagsTy ArgFlags, CCState &State);
143 ISD::ArgFlagsTy &ArgFlags, CCState &State);
153 class CCState {
172 CCState(CallingConv::ID CC, bool isVarArg, MachineFunction &MF,
/external/llvm/lib/Target/PowerPC/
DPPCCCState.h19 class PPCCCState : public CCState {
35 : CCState(CC, isVarArg, MF, locs, C) {} in PPCCCState()
DPPCCallingConv.h25 CCState &) { in CC_PPC_AnyReg_Error() argument
/external/llvm/lib/Target/AArch64/
DAArch64CallingConvention.h46 CCState &State, unsigned SlotAlign) { in finishStackBlock()
67 ISD::ArgFlagsTy &ArgFlags, CCState &State) { in CC_AArch64_Custom_Stack_Block()
86 ISD::ArgFlagsTy &ArgFlags, CCState &State) { in CC_AArch64_Custom_Block()
DAArch64CallLowering.cpp63 CCState CCInfo(F.getCallingConv(), F.isVarArg(), MF, ArgLocs, F.getContext()); in lowerFormalArguments()
/external/llvm/include/llvm/CodeGen/
DCallingConvLower.h26 class CCState; variable
177 ISD::ArgFlagsTy ArgFlags, CCState &State);
184 ISD::ArgFlagsTy &ArgFlags, CCState &State);
194 class CCState {
263 CCState(CallingConv::ID CC, bool isVarArg, MachineFunction &MF,
/external/llvm/lib/Target/MSP430/
DMSP430ISelLowering.cpp260 static void AnalyzeVarArgs(CCState &State, in AnalyzeVarArgs()
265 static void AnalyzeVarArgs(CCState &State, in AnalyzeVarArgs()
275 static void AnalyzeArguments(CCState &State, in AnalyzeArguments()
340 static void AnalyzeRetResult(CCState &State, in AnalyzeRetResult()
345 static void AnalyzeRetResult(CCState &State, in AnalyzeRetResult()
351 static void AnalyzeReturnValues(CCState &State, in AnalyzeReturnValues()
422 CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(), ArgLocs, in LowerCCCArguments()
519 CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(), RVLocs, in LowerReturn()
565 CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(), ArgLocs, in LowerCCCCallTo()
698 CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(), RVLocs, in LowerCallResult()
/external/llvm/lib/Target/Hexagon/
DHexagonISelLowering.cpp86 class HexagonCCState : public CCState {
93 : CCState(CC, isVarArg, MF, locs, C), in HexagonCCState()
107 ISD::ArgFlagsTy ArgFlags, CCState &State);
112 ISD::ArgFlagsTy ArgFlags, CCState &State);
117 ISD::ArgFlagsTy ArgFlags, CCState &State);
122 ISD::ArgFlagsTy ArgFlags, CCState &State);
127 ISD::ArgFlagsTy ArgFlags, CCState &State);
132 ISD::ArgFlagsTy ArgFlags, CCState &State);
137 ISD::ArgFlagsTy ArgFlags, CCState &State);
142 ISD::ArgFlagsTy ArgFlags, CCState &State);
[all …]
/external/swiftshader/third_party/LLVM/lib/Target/Blackfin/
DBlackfinISelLowering.cpp176 CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(), in LowerFormalArguments()
234 CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(), in LowerReturn()
295 CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(), in LowerCall()
383 CCState RVInfo(CallConv, isVarArg, DAG.getMachineFunction(), in LowerCall()
/external/llvm/lib/Target/BPF/
DBPFISelLowering.cpp168 CCState CCInfo(CallConv, IsVarArg, MF, ArgLocs, *DAG.getContext()); in LowerFormalArguments()
242 CCState CCInfo(CallConv, IsVarArg, MF, ArgLocs, *DAG.getContext()); in LowerCall()
357 CCState CCInfo(CallConv, IsVarArg, MF, RVLocs, *DAG.getContext()); in LowerReturn()
400 CCState CCInfo(CallConv, IsVarArg, MF, RVLocs, *DAG.getContext()); in LowerCallResult()
/external/swiftshader/third_party/LLVM/lib/Target/MBlaze/
DMBlazeISelLowering.cpp41 CCState &State);
658 CCState &State) { in CC_MBlaze_AssignReg()
703 CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(), in LowerCall()
842 CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(), in LowerCallResult()
885 CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(), in LowerFormalArguments()
1017 CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(), in LowerReturn()
/external/llvm/lib/Target/AMDGPU/
DAMDGPUISelLowering.h115 void AnalyzeFormalArguments(CCState &State,
117 void AnalyzeReturn(CCState &State,

123