Searched refs:CSel (Results 1 – 3 of 3) sorted by relevance
/external/valgrind/VEX/priv/ |
D | host_arm64_defs.c | 953 i->ARM64in.CSel.dst = dst; in ARM64Instr_CSel() 954 i->ARM64in.CSel.argL = argL; in ARM64Instr_CSel() 955 i->ARM64in.CSel.argR = argR; in ARM64Instr_CSel() 956 i->ARM64in.CSel.cond = cond; in ARM64Instr_CSel() 1519 ppHRegARM64(i->ARM64in.CSel.dst); in ppARM64Instr() 1521 ppHRegARM64(i->ARM64in.CSel.argL); in ppARM64Instr() 1523 ppHRegARM64(i->ARM64in.CSel.argR); in ppARM64Instr() 1524 vex_printf(", %s", showARM64CondCode(i->ARM64in.CSel.cond)); in ppARM64Instr() 2011 addHRegUse(u, HRmWrite, i->ARM64in.CSel.dst); in getRegUsage_ARM64Instr() 2012 addHRegUse(u, HRmRead, i->ARM64in.CSel.argL); in getRegUsage_ARM64Instr() [all …]
|
D | host_arm64_defs.h | 635 } CSel; member
|
/external/llvm/lib/Target/AArch64/ |
D | AArch64ISelLowering.cpp | 7516 SDValue CSel = DAG.getNode(AArch64ISD::CSEL, DL, VT, Add, N0, CCVal, Cmp); in BuildSDIVPow2() local 7521 Created->push_back(CSel.getNode()); in BuildSDIVPow2() 7526 DAG.getNode(ISD::SRA, DL, VT, CSel, DAG.getConstant(Lg2, DL, MVT::i64)); in BuildSDIVPow2()
|