Searched refs:CVT_S_L (Results 1 – 13 of 13) sorted by relevance
/external/v8/src/mips/ |
D | constants-mips.h | 577 CVT_S_L = ((4U << 3) + 0), enumerator
|
D | disasm-mips.cc | 957 case CVT_S_L: in DecodeTypeRegisterLRsType()
|
D | assembler-mips.cc | 2850 GenInstrRegister(COP1, L, f0, fs, fd, CVT_S_L); in cvt_s_l()
|
D | simulator-mips.cc | 3453 case CVT_S_L: in DecodeTypeRegisterLRsType()
|
/external/swiftshader/third_party/LLVM/lib/Target/Mips/ |
D | MipsInstrFPU.td | 149 def CVT_S_L : FFR1<0x20, 21, "cvt", "s.l", FGR32, FGR64>;
|
/external/v8/src/mips64/ |
D | constants-mips64.h | 606 CVT_S_L = ((4U << 3) + 0), enumerator
|
D | disasm-mips64.cc | 998 case CVT_S_L: in DecodeTypeRegisterLRsType()
|
D | assembler-mips64.cc | 3099 GenInstrRegister(COP1, L, f0, fs, fd, CVT_S_L); in cvt_s_l()
|
D | simulator-mips64.cc | 3341 case CVT_S_L: in DecodeTypeRegisterLRsType()
|
/external/llvm/lib/Target/Mips/ |
D | MipsSEInstrInfo.cpp | 375 expandCvtFPInt(MBB, MI, Mips::CVT_S_L, Mips::DMTC1, true); in expandPostRAPseudo()
|
D | MipsInstrFPU.td | 328 def CVT_S_L : ABSS_FT<"cvt.s.l", FGR32Opnd, FGR64Opnd, II_CVT>,
|
/external/capstone/arch/Mips/ |
D | MipsGenAsmWriter.inc | 480 21854U, // CVT_S_L 2194 0U, // CVT_S_L
|
D | MipsGenDisassemblerTables.inc | 4299 /* 943 */ MCD_OPC_Decode, 207, 3, 236, 1, // Opcode: CVT_S_L
|