Home
last modified time | relevance | path

Searched refs:Definitions (Results 1 – 25 of 571) sorted by relevance

12345678910>>...23

/external/ltp/testcases/open_posix_testsuite/Documentation/
DHOWTO_DefinitionsTest3 A variety of header file definitions are listed in the POSIX Base Definitions
7 Definitions Testing -> STRUCTURES
39 Definitions Testing -> MACROS
53 Definitions Testing -> FUNCTIONS
DCOVERAGE.signals9 || Definitions DONE ||
69 - Any functional requirements listed in the POSIX Base Definitions document.
70 (ex. Testing that each signal listed in the POSIX Base Definitions
DCOVERAGE.timers12 || Definitions DONE ||
67 - Also, there may be some ideas for stress tests in the Base Definitions
DCOVERAGE.semaphores11 || Definitions NOT STARTED ||
DCOVERAGE.mqueues12 || Definitions WON'T DO (for now) ||
/external/swiftshader/third_party/LLVM/lib/Target/MBlaze/
DMBlazeIntrinsics.td15 // Definitions for all MBlaze intrinsics.
28 // MicroBlaze FSL Get Intrinsic Definitions.
97 // MicroBlaze FSL Put Intrinsic Definitions.
DMBlazeSchedule.td1 //===- MBlazeSchedule.td - MBlaze Scheduling Definitions ---*- tablegen -*-===//
/external/python/cpython3/Doc/library/
Dhtml.entities.rst1 :mod:`html.entities` --- Definitions of HTML general entities
5 :synopsis: Definitions of HTML general entities.
/external/clang/include/clang/Basic/
DDiagnosticCategories.td1 //==--- DiagnosticCategories.td - Diagnostic Category Definitions ---------===//
/external/llvm/lib/Target/Hexagon/
DHexagonSchedule.td1 //===- HexagonSchedule.td - Hexagon Scheduling Definitions -*- tablegen -*-===//
DHexagonInstrFormats.td204 // Instruction Classes Definitions +
376 // Instruction Classes Definitions -
431 // V4 Instruction Format Definitions +
437 // V4 Instruction Format Definitions +
441 // V60 Instruction Format Definitions +
447 // V60 Instruction Format Definitions +
DHexagonScheduleV55.td1 //=-HexagonScheduleV4.td - HexagonV4 Scheduling Definitions --*- tablegen -*-=//
170 // Hexagon V4 Resource Definitions -
DHexagonScheduleV4.td1 //=-HexagonScheduleV4.td - HexagonV4 Scheduling Definitions --*- tablegen -*-=//
206 // Hexagon V4 Resource Definitions -
/external/llvm/lib/Target/AArch64/
DAArch64Schedule.td1 //==-- AArch64Schedule.td - AArch64 Scheduling Definitions -*- tablegen -*-===//
19 // AArch64 Scheduler Definitions
/external/llvm/include/llvm/IR/
DIntrinsicsPowerPC.td15 // Definitions for all PowerPC intrinsics.
80 // PowerPC Altivec Intrinsic Class Definitions.
132 // PowerPC VSX Intrinsic Class Definitions.
157 // PowerPC Altivec Intrinsic Definitions.
661 // PowerPC VSX Intrinsic Definitions.
765 // PowerPC QPX Intrinsic Class Definitions.
809 // PowerPC QPX Intrinsic Definitions.
928 // PowerPC HTM Intrinsic Definitions.
/external/llvm/lib/Target/WebAssembly/
DWebAssemblyInstrInfo.td16 // WebAssembly Instruction Predicate Definitions.
89 // WebAssembly Instruction Format Definitions.
/external/icu/icu4c/source/data/brkitr/rules/
Dchar.txt18 # Character Class Definitions.
30 # Korean Syllable Definitions
/external/swiftshader/third_party/LLVM/lib/Target/Alpha/
DAlpha.td53 // Alpha Processor Definitions
/external/eigen/cmake/
DEigen3ConfigLegacy.cmake.in8 # EIGEN3_DEFINITIONS - Definitions needed to build with Eigen
/external/autotest/client/site_tests/platform_Rootdev/
Dcontrol20 Definitions of the results:
/external/llvm/lib/Target/AMDGPU/
DR600Intrinsics.td10 // R600 Intrinsic Definitions
/external/swiftshader/third_party/subzero/src/
DIceOperand.cpp292 Definitions.empty() ? FirstOrSingleDefinition : Definitions.back(); in markDef()
305 Definitions.push_back(Instr); in markDef()
/external/swiftshader/third_party/LLVM/lib/Target/Mips/
DMipsSchedule.td1 //===- MipsSchedule.td - Mips Scheduling Definitions -------*- tablegen -*-===//
/external/turbine/proto/
Ddeps.proto15 // Definitions for dependency reports.
/external/llvm/lib/Target/Lanai/
DLanaiSchedule.td1 //=-LanaiSchedule.td - Lanai Scheduling Definitions --*- tablegen -*-=========//

12345678910>>...23