| /external/v8/src/arm64/ |
| D | simulator-arm64.cc | 89 case FPCR: in DefaultValueFor()
411 fpcr_ = SimSystemRegister::DefaultValueFor(FPCR); in ResetState()
1114 PrintSystemRegister(FPCR); in PrintSystemRegisters()
1187 case FPCR: { in PrintSystemRegister()
3249 case FPCR: set_xreg(instr->Rt(), fpcr().RawValue()); break; in VisitSystem()
3260 case FPCR: in VisitSystem()
3262 LogSystemRegister(FPCR); in VisitSystem()
|
| D | constants-arm64.h | 218 M_(FPCR, AHP_mask | DN_mask | FZ_mask | RMode_mask)
381 FPCR = ((0x1 << SysO0_offset) | enumerator
|
| D | disasm-arm64.cc | 1170 case FPCR: form = "'Xt, fpcr"; break; in VisitSystem()
1179 case FPCR: form = "fpcr, 'Xt"; break; in VisitSystem()
|
| D | macro-assembler-arm64.cc | 1373 Mrs(fpcr, FPCR); in AssertFPCRState()
|
| /external/valgrind/VEX/priv/ |
| D | host_arm64_defs.c | 1170 i->ARM64in.FPCR.toFPCR = toFPCR; in ARM64Instr_FPCR()
1171 i->ARM64in.FPCR.iReg = iReg; in ARM64Instr_FPCR()
1760 if (i->ARM64in.FPCR.toFPCR) { in ppARM64Instr()
1762 ppHRegARM64(i->ARM64in.FPCR.iReg); in ppARM64Instr()
1765 ppHRegARM64(i->ARM64in.FPCR.iReg); in ppARM64Instr()
2173 if (i->ARM64in.FPCR.toFPCR) in getRegUsage_ARM64Instr()
2174 addHRegUse(u, HRmRead, i->ARM64in.FPCR.iReg); in getRegUsage_ARM64Instr()
2176 addHRegUse(u, HRmWrite, i->ARM64in.FPCR.iReg); in getRegUsage_ARM64Instr()
2422 i->ARM64in.FPCR.iReg = lookupHRegRemap(m, i->ARM64in.FPCR.iReg); in mapRegs_ARM64Instr()
4255 Bool toFPCR = i->ARM64in.FPCR.toFPCR; in emit_ARM64Instr()
[all …]
|
| D | host_arm64_defs.h | 816 } FPCR; member
|
| /external/vixl/src/aarch64/ |
| D | simulator-aarch64.cc | 56 case FPCR: in DefaultValueFor()
107 fpcr_ = SimSystemRegister::DefaultValueFor(FPCR); in ResetState()
595 PrintSystemRegister(FPCR); in PrintSystemRegisters()
856 case FPCR: { in PrintSystemRegister()
2893 case FPCR: in VisitSystem()
2907 case FPCR: in VisitSystem()
2909 LogSystemRegister(FPCR); in VisitSystem()
|
| D | constants-aarch64.h | 186 M_(FPCR, AHP_mask | DN_mask | FZ_mask | RMode_mask)
358 FPCR = SystemRegisterEncoder<3, 3, 4, 4, 0>::value enumerator
|
| D | disasm-aarch64.cc | 4577 case FPCR: in SubstituteImmediateField()
|
| /external/llvm/test/MC/AArch64/ |
| D | basic-a64-instructions.s | 3827 msr FPCR, x12
4375 mrs x9, FPCR
|
| /external/swiftshader/third_party/LLVM/lib/Target/Alpha/ |
| D | AlphaInstrInfo.td | 1033 //MF_FPCR F-P 17.025 Move from FPCR
1034 //MT_FPCR F-P 17.024 Move to FPCR
|
| /external/vixl/test/aarch64/ |
| D | test-assembler-aarch64.cc | 13280 __ Mrs(x6, FPCR); in TEST()
13335 __ Msr(FPCR, x8); in TEST()
13336 __ Mrs(x8, FPCR); in TEST()
13342 __ Msr(FPCR, x9); in TEST()
13343 __ Mrs(x9, FPCR); in TEST()
13351 __ Msr(FPCR, x10); in TEST()
13352 __ Mrs(x10, FPCR); in TEST()
15595 __ Mrs(x0, FPCR); in DefaultNaNHelper()
15597 __ Msr(FPCR, x1); in DefaultNaNHelper()
15636 __ Msr(FPCR, x0); in DefaultNaNHelper()
[all …]
|
| D | test-disasm-aarch64.cc | 2791 COMPARE(mrs(x15, FPCR), "mrs x15, fpcr"); in TEST()
2806 COMPARE(msr(FPCR, x15), "msr fpcr, x15"); in TEST()
|
| /external/valgrind/memcheck/ |
| D | mc_machine.c | 1032 if (o == GOF(FPCR) && sz == 4) return -1; // untracked in get_otrack_shadow_offset_wrk()
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64SystemOperands.td | 578 def : RWSysReg<"FPCR", 0b11, 0b011, 0b0100, 0b0100, 0b000>;
|
| /external/llvm/test/MC/Disassembler/AArch64/ |
| D | basic-a64-instructions.txt | 3300 # CHECK: msr {{fpcr|FPCR}}, x12
3592 # CHECK: mrs x9, {{fpcr|FPCR}}
|