| /external/one-true-awk/ |
| D | awk.h | 123 #define FSIN 9 macro
|
| D | lex.c | 79 { "sin", FSIN, BLTIN },
|
| D | run.c | 1501 case FSIN: in bltin()
|
| /external/swiftshader/third_party/LLVM/include/llvm/CodeGen/ |
| D | ISDOpcodes.h | 450 FNEG, FABS, FSQRT, FSIN, FCOS, FPOWI, FPOW, enumerator
|
| /external/llvm/include/llvm/CodeGen/ |
| D | ISDOpcodes.h | 524 FNEG, FABS, FSQRT, FSIN, FCOS, FPOWI, FPOW, enumerator
|
| D | BasicTTIImpl.h | 745 ISDs.push_back(ISD::FSIN); in getIntrinsicInstrCost()
|
| /external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/ |
| D | LegalizeVectorOps.cpp | 175 case ISD::FSIN: in LegalizeOp()
|
| D | LegalizeFloatTypes.cpp | 89 case ISD::FSIN: R = SoftenFloatRes_FSIN(N); break; in SoftenFloatResult()
869 case ISD::FSIN: ExpandFloatRes_FSIN(N, Lo, Hi); break; in ExpandFloatResult()
|
| D | LegalizeVectorTypes.cpp | 86 case ISD::FSIN: in ScalarizeVectorResult()
463 case ISD::FSIN: in SplitVectorResult()
1310 case ISD::FSIN: in WidenVectorResult()
|
| /external/swiftshader/third_party/LLVM/lib/Target/SystemZ/ |
| D | SystemZISelLowering.cpp | 140 setOperationAction(ISD::FSIN, MVT::f32, Expand); in SystemZTargetLowering()
141 setOperationAction(ISD::FSIN, MVT::f64, Expand); in SystemZTargetLowering()
|
| /external/swiftshader/third_party/LLVM/lib/Target/Alpha/ |
| D | AlphaISelLowering.cpp | 115 setOperationAction(ISD::FSIN , MVT::f64, Expand); in AlphaTargetLowering()
117 setOperationAction(ISD::FSIN , MVT::f32, Expand); in AlphaTargetLowering()
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | SelectionDAGDumper.cpp | 159 case ISD::FSIN: return "fsin"; in getOperationName()
|
| D | LegalizeFloatTypes.cpp | 102 case ISD::FSIN: R = SoftenFloatRes_FSIN(N); break; in SoftenFloatResult()
1039 case ISD::FSIN: ExpandFloatRes_FSIN(N, Lo, Hi); break; in ExpandFloatResult()
1882 case ISD::FSIN: in PromoteFloatResult()
|
| D | LegalizeDAG.cpp | 2180 unsigned OtherOpcode = Node->getOpcode() == ISD::FSIN in useSinCos()
2181 ? ISD::FCOS : ISD::FSIN; in useSinCos()
3149 case ISD::FSIN: in ExpandNode()
3817 case ISD::FSIN: in ConvertNodeToLibcall()
4229 case ISD::FSIN: in PromoteNode()
|
| D | LegalizeVectorOps.cpp | 309 case ISD::FSIN: in LegalizeOp()
|
| D | LegalizeVectorTypes.cpp | 93 case ISD::FSIN: in ScalarizeVectorResult()
652 case ISD::FSIN: in SplitVectorResult()
2166 case ISD::FSIN: in WidenVectorResult()
|
| /external/llvm/lib/Target/WebAssembly/ |
| D | WebAssemblyISelLowering.cpp | 81 for (auto Op : {ISD::FSIN, ISD::FCOS, ISD::FSINCOS, ISD::FPOWI, ISD::FPOW, in WebAssemblyTargetLowering()
|
| /external/swiftshader/third_party/LLVM/lib/Target/Sparc/ |
| D | SparcISelLowering.cpp | 756 setOperationAction(ISD::FSIN , MVT::f64, Expand); in SparcTargetLowering()
760 setOperationAction(ISD::FSIN , MVT::f32, Expand); in SparcTargetLowering()
|
| /external/llvm/lib/Target/AMDGPU/ |
| D | R600ISelLowering.cpp | 108 setOperationAction(ISD::FSIN, MVT::f32, Custom); in R600TargetLowering()
625 case ISD::FSIN: return LowerTrig(Op, DAG); in LowerOperation()
949 case ISD::FSIN: in LowerTrig()
|
| D | SIISelLowering.cpp | 216 setOperationAction(ISD::FSIN, MVT::f32, Custom); in SITargetLowering()
1241 case ISD::FSIN: in LowerOperation()
2375 case ISD::FSIN: in LowerTrig()
|
| /external/swiftshader/third_party/LLVM/lib/Target/MBlaze/ |
| D | MBlazeISelLowering.cpp | 82 setOperationAction(ISD::FSIN, MVT::f32, Expand); in MBlazeTargetLowering()
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64ISelLowering.cpp | 154 setOperationAction(ISD::FSIN, MVT::f128, Expand); in AArch64TargetLowering()
252 setOperationAction(ISD::FSIN, MVT::f32, Expand); in AArch64TargetLowering()
253 setOperationAction(ISD::FSIN, MVT::f64, Expand); in AArch64TargetLowering()
282 setOperationAction(ISD::FSIN, MVT::f16, Promote); in AArch64TargetLowering()
328 setOperationAction(ISD::FSIN, MVT::v4f16, Expand); in AArch64TargetLowering()
360 setOperationAction(ISD::FSIN, MVT::v8f16, Expand); in AArch64TargetLowering()
538 setOperationAction(ISD::FSIN, MVT::v1f64, Expand); in AArch64TargetLowering()
651 setOperationAction(ISD::FSIN, VT, Expand); in addTypeForNEON()
|
| /external/llvm/lib/Target/Sparc/ |
| D | SparcISelLowering.cpp | 1666 setOperationAction(ISD::FSIN , MVT::f128, Expand); in SparcTargetLowering()
1671 setOperationAction(ISD::FSIN , MVT::f64, Expand); in SparcTargetLowering()
1676 setOperationAction(ISD::FSIN , MVT::f32, Expand); in SparcTargetLowering()
|
| /external/swiftshader/third_party/LLVM/lib/Target/Mips/ |
| D | MipsISelLowering.cpp | 170 setOperationAction(ISD::FSIN, MVT::f32, Expand); in MipsTargetLowering()
171 setOperationAction(ISD::FSIN, MVT::f64, Expand); in MipsTargetLowering()
|
| /external/swiftshader/third_party/LLVM/lib/Target/CellSPU/ |
| D | SPUISelLowering.cpp | 212 setOperationAction(ISD::FSIN , MVT::f64, Expand); in SPUTargetLowering()
215 setOperationAction(ISD::FSIN , MVT::f32, Expand); in SPUTargetLowering()
|